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All-Digital-Phase-Locked-Loops (ADPLLs) are ideal for integrated circuit imple-
mentations and effectively generate frequency chirps for Frequency-Modulated-
Continuous-Wave (FMCW) radar. This dissertation discusses the design require-
ments for integrated ADPLL, which is used as chirp synthesizer for FMCW auto-
motive radar and focuses on an analysis of the ADPLL performance based on the
Digitally-Controlled-Oscillator (DCO) design parameters and the ADPLL config-
uration. The fundamental principles of the FMCW radar are reviewed and the
importance of linear DCO for reliable operation of the synthesizer is discussed. A
novel DCO, which achieves linear frequency tuning steps is designed by arranging
the available minimum Metal-Oxide-Metal (MoM) capacitor in unique configura-
tions. The DCO prototype fabricated in 65 nm CMOS fulfills the requirements
of the 77 GHz automotive radar. The resultant linear DCO characterization can
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Automotive sensors are mounted around vehicles to enable a 360◦ safety zone.
While different types of driver assistance systems are proposed such as millimeter-
wave (mm-wave), infrared, ultrasonic, and laser sensors, the mm-wave automotive
sensor offers superior robustness against extreme weather environments such as
rain, temperature, snow, and fog [1].
Pre-crash sensing, blind-spot detection, and collision avoidance are enabled by
the usage of automotive Short Range Radar (SRR), which detects objects in the
distance range of 0.15-30 m.
On the other hand, the automotive Long Range Radar (LRR) senses long distance
range of 10-250 m and is primarily used for Automatic Cruise Control (ACC).
The Frequency Modulated Continuous Wave (FMCW) method is usually utilized
in automotive radar transceivers. FMCW radar relies on the accuracy of the
frequency modulation for a continuously transmitted signal to measure the target
properties, which calls for a linear frequency sweep to measure the range and
velocity of objects [2]. The accuracy of the measurement in FMCW radar depends
on the linearity of the generated frequency sweep of the frequency synthesizer.
Non-linearity in the sweeping range widens and shifts the peaks along the frequency
1
axis, which introduces a systematic bias in distance estimation and increases the
estimation variance [2].
1.1 Motivation
Unlike other traditional radar schemes, which use pulses and operate in the lower
GHz range, The mm-wave bands of the automotive radar are located near 24 GHz
(K-band) or 77 GHz (W-band). FMCW radar for the K- or W-bands offers much
smaller form factors. Shorter wavelength allows for the deployment of multiple
independent links in close proximity. The wavelength of the W-band (77 GHz) is
smaller than that of the K-band 24 GHz automotive radar. Further integration
is allowed driven by the significant reduction in the wavelength, which leads to a
more compact size [3].
The low cost and the potential for System-on-Chip (SoC) integration make CMOS
an appealing technology [4]. The increasing demand for compact, power efficient,
and low cost automotive radar as driven by the advances in silicon technology
have motivated research on SoC realizations. Automotive radar synthesizers and
transceivers in CMOS have been reported in [1], [3], [5], [7], [8].
Digitally intensive or digitally assisted RF architectures are becoming attractive for
realizing mm-wave frequency synthesizers. All-Digital-Phase-Locked-Loop (AD-
PLL) manifest itself as an attractive system architecture. The analog loop-filter
of the analog PLL is transformed to a digital one, which allows full integration
and provide scalability with the technology. Moreover, the total loop parameter
such as loop bandwidth and phase margin can be reconfigured via programming
internal digital registers that adjust the performance and control operation mode
[5], [6], [10], [11].
2
Figure 1.1: FMCW radar system.
While the analog PLLs still dominates the mm-wave range. However, ADPLLs
for the mm-wave applications still suffer from low in-band phase noise or rely on
extensive calibration circuitry. [12], [5], [8].
1.2 FMCW Radar
Fig. 1.1 shows the block diagram of a complete FMCW radar system. FMCW
signal is generated by the chirp synthesizer and the power amplifier (PA) feeds
the output to the transmit antenna (Tx). The receive antenna (Rx) picks up
the returned signal, which is then mixed with the synthesizer output to generate
the beat frequency. The baseband is digitized by the Analog-to-Digital (ADC)
convertor and the Digital Signal Processing (DSP) back-end performs an FFT on
the digitized signal to determine the beat frequencies, which is needed to calculate
the distance and the velocity of the target.
Phase-locked loop generates frequency chirps for FMCW radar that continuously
transmits a signal whose frequency is linearly modulated during the measurement.
Sawtooth chirp is a commonly used chirp profile. It is shown in Fig. 1.2. The
propagation delay between the transmitted and the received signals due to the
round trip is observed. If the target is moving relative to the radar, the received
3
Figure 1.2: Triangular FMCW Chirp.
signal frequency experiences a Doppler shift. The target range and velocity are
measured being related to the resultant offset frequency between the transmitted
and the received signal, which is referred to as the beat frequency. For the sawtooth








where R, BW , c, T , and fd denote the target range, the chirp modulation band-
width, the speed of light, the modulation period, and the Doppler frequency re-
spectively [9].
A sequence of chirps with different ramp slopes are transmitted to unambiguously
resolve the range R and the relative velocity v= cfd/2fc. fc is the center frequency
of the chirp.












Figure 1.3: FMCW synthesizer based on fractional-N PLL with chirp control.
Accordingly, large modulation bandwidth is required for fine range resolution,
whereas the velocity resolution can be improved with longer chirp period.
Although Eqs. (1.2) and (1.3) describe the ideal resolution that can be achieved,
the actual values are further limited by other factors that includes the overlap of
the transmitted and the received chirps due to the time gating to discard highly
nonlinear chirp segments near the turnaround points, signal propagation delay,
and most importantly, chirp non-linearity [12].
1.3 Chirp Linearity
FMCW radar accuracy is based on the premise that the chirps are perfectly linear
so that the beat frequencies accurately represent the parameters of the detected
targets.
PLL bandwidth is a key, which needs to be optimized for achieving high chirp
linearity. The PLL division ratio in Fig. 1.3 approximates the chirp waveform
with a stair-like signal.
This modulation is discrete in output value and time. The PLL bandwidth must
be large enough to allow the PLL to follow the trajectory of the ideal linear
chirp profile. Therefore, the required bandwidth should be far greater than the
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chirp modulation frequency. At the same time, PLL settling must not be so
fast to let the PLL output frequency to follow the stepped modulation signal too
closely. Therefore, the PLL bandwidth should to be less than the stepping rate of








where lin are the number of bits denoting the chirp resolution. Therfore, the
modulation signal comprises 2lin output quantization levels. The stepping rate is
descibed as a function of the chirp resolution.
Delicate balance must be maintained between different trade-offs to maintain the
stringent requirements on the PLL loop design including settling response and
precise bandwidth. The VCO/DCO gain variations across wide frequency range
translated to non-linearity imposes a challenge to maintain constant loop proper-
ties. Moreover, linearity in the modulation can be hindered by the large changes
in the loop properties during frequency modulation [14], [15].
Several approaches are developed to mitigate the PLL/ADPLL bandwidth varia-
tion caused by non-linearity in the VCO-DCO.
Typically, non-linearity exists in the DCO transfer function that calls for calibra-
tion. The work in [8] introduces digital calibration techniques to mitigate DCO
non-linearity by monitoring the frequency error and calculating the gradient of
DCO frequency. One tuning bank only is activated at a time while the next bank
is enabled based on the convergence direction. The process is repeated across all
the tuning banks until the frequency error is diminished.
The FMCW ramp linearity in [5] is improved by reducing the fine tuning step of
the DCO and utilizing auto-calibration to linearize the multi-bank DCO tuning
curve. Distributed metal capacitor is used to provide ultra-small capacitance for
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the fine-tuning bank of mm-wave DCO, which they developed in [17]. However,
for such an ultra fine tuning, the width and the height of the metal stubs beneath
the inductor become analogous. Therefore, the coupling between adjacent stubs
can not be ignored. To keep linear capacitor step, the width of the stubs needs to
be optimized through Electromagnetic (EM) simulation. EM simulation is costly
in terms of time. Besides, the precision of the EM simulator is curial.
The VCO frequency response is linearized in [15] using averaging varactors. A
combination of PMOS and NMOS varactors are proposed in [16] to linearize the
VCO gain. However, both Linearization techniques are quite delicate and can be
easily degraded with temperature or process variations.
In standard structures the DCO gain exhibits non-linearity and varies substantially
throughout the tuning range. Therefore, the conversion gains of the DCO require
continuous calibration in the background [6]
While a typical value of the DCO gain error across the tuning range that can be
considered is about 20% [5], the complexity of the digital calibration techniques to
mitigate DCO non-linearity varies among the reported designs [8], [5], [18], [19].
1.4 Objectives
The objective for this research is to design an mm-wave DCO capable of addressing
FMCW radar requirements. The success of the proposed system will allow mm-
wave circuits to be realized on digital CMOS technology, which can effectivelly
reduces the implementation cost in the field of automotive IC sensor design.
Varactor-less realization of mm-wave DCO is aimed to reduce the design complex-
ity and eliminates the trade-off between wide and linear tuning range requirements.
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1.5 Dissertation Structure
- Chapter 2 presents the design Digitally Controlled Oscillator (DCO) with a
tuning-range and phase-noise that is able to address Short Range Radar (SRR)
requirements. In order to overcome the major challenge to design a wide tuning
range DCO, proper oscillator topology is chosen, specific tuning mechanism is
implemented, and design optimization strategies are employed without degrading
the Phase Noise (PN) performance.
- Chapter 3 investigates design strategies to enhance the performance for imple-
mentation of a CMOS DCO presented in 2. Design methodology is developed for
the enhanced DCO, which is based on an in-depth mathematical analysis of the
start-up condition and amplitude of oscillation.
- Chapter 4 presents a study of temperature and process sensitivity in CMOS
Colpitts oscillator. Based on the analysis of linear and non-linear models, temper-
ature and process sensitivity is derived. By defining the process and temperature
sensitivity parameters early in the design process, unnecessary design iteration is
prevented, and time-to-market is reduced.
- Chapter 5 presents varactor-less DCO with a new tuning structure that is pro-
posed and realized for the first time. Since the proposed DCO provides linear
tuning steps, it impacts the generation of linear frequency modulation for the
FMCW radar.
- Chapter 6 highlights the summary of this work, conclusions and the future work.
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Chapter 2
A 24GHz Digitally Controlled
Oscillator for Automotive Radar
in 65nm CMOS
2.1 Introduction
As the CMOS technology scales down, digital architectural solutions for RF sys-
tems become increasingly preferred over their analog counterparts to minimize
production cost. Very high speed transistors are available therefore making it
feasible to integrate Radio Frequency (RF) electronics with digital processing.
Digital intensive approaches facilitate a high level of integration to realize System-
on-Chips (SoCs) implementations. A DCO is one of the digital architectural so-
lutions to replace the analog Voltage-Controlled-Oscillators (VCOs) circuitry. In-
stead of having an analog voltage controlling the frequency tuning in the VCO,
the DCO frequency is controlled digitally. DCOs are the heart for All-Digital-
Phased-Locked-Loops (ADPLLs) [1] and all digital transmitters as a stand-alone
block without the PLL [2].
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SRR automotive technology enables road safety via collision avoidance, pre-crash
sensing, and blind-spot detection [3]. A single chip CMOS radar SRR is desirable
for reduced production cost. The FCC allows the 24GHz automotive SRR to op-
erate between 22GHz−29GHz. The wide SRR band enables high range resolution
(∆R). If for example ∆R is 10cm, using the equation ∆R = c/B, where B is the
bandwidth, and c is the speed of light, a bandwidth of 3GHz is required. DCOs
for automotive SRR mandate a wide tuning range and low PN [4]. Colpitts VCO
can offer lower PN and a wider tuning range when compared to the conventional
cross-coupled LC tank VCO [5] [6] [7] [8]. However, the stability condition varies
across the tuning range imposing the main problem to fulfill wide tuning range
requirements. The oscillation condition can be kept constant across the tuning
range by employing a Clapp VCO at the expense of limited tuning range [9]. The
Colpitts-Clapp VCO was proposed in [10] to increase the tuning range as a hybrid
between the Colpitts and the Clapp.
Automotive radar receivers in [6] [11] implement VCOs in SiGe while the proposed
CC-DCO is a DCO in CMOS. The work in [10] reported a SiGe mm-wave VCO for
automotive radar as well. However, the tuning range was widened using a special
varactors available in Infeneon’s SiGe production technology. CMOS DCOs for
wireless applications were reported in [12] [13] to realize digital synthesizers, but
they were based on the conventional LC tank oscillator. Road safety and automo-
tive radar application is a recent research field. DCO for FMCW automotive radar
was reported in [4], however, it was based on the conventional LC tank oscillator
as well.
In this work, a potential tuning mechanism is discussed to maximize the tuning
range for a CC-DCO. In order to prove the concept, a 24GHz CC-DCO with a
29% tuning range is designed in 65nm CMOS process. To the best of author’s
knowledge, CC-DCO has not been employed in CMOS to widen the tuning range
for automotive radar in most of this prior work.
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This chapter is organized as follows. Section II shows the derivation of the negative
resistance linear model for the CC-DCO while tuning parameters are investigated.
Section III presents the implemented CC-DCO, the design parameters, and the
simulation results followed by the conclusion.
2.2 Colpitts-Clapp Design Aspects
2.2.1 Colpitts-Clapp Linear Model
A common-drain Colpitts-Clapp oscillator is shown in Fig. 2.1(a). This topology
provides an increase in the tuning range by adding another capacitor in parallel
with the inductor [8]. The lossy inductor is modeled as an inductor (L) in series
with a parasitic series resistance (RL). Since the quality factor of the integrated
capacitors can be high, the lossy serial resistance associated with C1,2,3 can be
neglected [14]. The linear model used to describe the oscillator is a negative
























Fig. 2.1(b) shows the negative resistance generator (Zin) in parallel with the lossy
inductor and C ′3. C
′
3= C3+Cgd. Cgs, Csb, and Cgd are the parasitic capacitors of
M1. Let C
′














) ∼= C ′s
for high QC′s , and Rneg,p = Rneg(1 + Q
2
C′s
). Let Ceqv = C
′
3||C ′p. Ceqv||Rneg,p can
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(a) (b) (c)
Figure 2.1: Colpitts-Clapp oscillator in common-drain configuration. (a)
Schematic of the oscillator. (b) Negative resistance generator (Zin) in paral-
lel with L and C3. (c) Negative resistance linear model.





Ceqv and Rneg,s = Rneg,p/(1 + Q
2
Ceqv
) ∼= Rneg, the linear model for Colpitts-Clapp
oscillator is shown in Fig. 2.1(c). The negative resistance generator formed by
Rneg in series with Ceqv exhibit the reflection coefficient (ΓG) greater than 1 to
























The start-up requires that | Rneg |> RL. It can be expressed as:
∣∣∣∣ gmω2oscC ′1C ′2
∣∣∣∣ > RL (2.5)
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2.2.2 Tuning Range
Equation (2.3) holds for Colpitts oscillators if C3 = 0. C3 is the tuning capacitor
in Clapp, while both of C2 and C3 are the tuning capacitors in Colpitts-Clapp
oscillator. The Tuning Range (TR) is defined as (fmax − fmin)/fcenter [9]. The
frequency range ∆fosc is fmax− fmin. Therefore, fmax is a function of Ceqv,min and
fmin is a function of Ceqv,max. Ideally, the larger the tuning capacitor and ∆fosc is,
the wider the tuning range becomes. By maximizing C1/C2 ratio with C1 > C2,
equation (2.4) can be approximated as:
Ceqv ≈ C ′3 + C ′2 (2.6)
If C ′2 = C
′
3 in (2.6), then the effective tuning capacitor is doubled as compared
to Clapp topology that just depends on C3 for tuning. In fact the condition of
maximizing C1/C2 is also mandatory to satisfy low PN requirements [15]. In this
work, a simultaneous tuning mechanism is proposed such that part of C2 and C3
are equated, and the condition of C1 > C2 is valid. Let:
C ′2 = Cf2 + Csb + Ct,coarse (2.7)
C ′3 = Cf3 + Cgd + Ct,coarse (2.8)
where Ct,coarse is the coarse tuning effective capacitance, and Cf,2, Cf,3 are the
fixed part of C2, C3 respectively. The tuning capacitors C2 and C3 should remain
greater than the parasitic capacitors that appear in parallel with it, otherwise, the
tuning capacitor looses its tuning functionality. Since Cgd > Csb, then in order to
maintain C ′2 = C
′
3 to double the tuning capacitance, Cf2 should be greater than
Cf,3 by a minimum of Cgs − Csb. This is a second condition for wide ∆fosc.
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The derivative of fosc with respect to Ceqv is given by δfosc/δCeqv = −fosc/2Ceqv ≈
∆fosc,min/∆Ceqv,min. Where ∆Ceqv,min is the minimum tuning step that can gen-





For a specific fosc, ∆fosc and ∆Ceqv are the fine frequency and capacitor steps
respectively. ∆Ceqv is constrained by the minimum available size varactor or ca-
pacitor in the process. Large tuning range and fine resolutions calls for separate
and overlapped tuning capacitance banks to avoid matching difficulties [13]. Sep-
arate intermediate and fine tuning mechanisms can be provided as part of Cf2
retaining Colpitts tuning operation for a certain value of Ct,coarse, and equation
(2.7) is modified to:
C ′2 = C2,fixed + C2,intermediate + C2,fine + Csb + Ct,coarse (2.11)
2.3 Design and Simulation
In order to verify the concept, fully differential CC-DCO is designed using TSMC
65nm RFIC models. The schematic is shown in Fig. 2.2. The single-ended based
analysis presented in Section II can be applied to the differential topology as a
half circuit representation.
Minimum width of M1,2 should satisfy the required gm for start-up condition
in equation (2.5). M1,2 should also be biased to provide a current density of
17
Figure 2.2: Colpitts-Clapp digitally controlled oscillator.
(a) (b)
Figure 2.3: Unit capacitance cells. (a) CTB and ITB unit cell. (b) FTB unit
cell.
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0.15mA/µm for low PN requirements [9]. The biasing current of 5mA is provided
by M3,4 which are designed with 1µm channel length to reduce flicker noise that
can degrade the PN performance. The inductor L is a 88.3pH single turn spiral in-
ductor, having quality factor of 22.3. Two identical Coarse Tuning Banks (CTBs),
an Intermediate Tuning Bank (ITB), and a Fine Tuning Bank (FTB) are formed.
CTBs and ITB are implemented using binary-weighted Metal-oxide-Metal (MoM)
capacitors controlled by a 6-bit Coarse Word (CW[5:0]) and 3-bit Intermediate
Word (IW[2:0)] respectively. FTB is implemented using a binary-weighted varac-
tors rather than MoM to provide small ∆Ceqv. A 6-bit Fine Word (FW[5:0]) is
used to control the FTB. The implemented unit capacitance cells are similar to
[16]. Fig. 2.3(a) shows the switched capacitor cell for CTB and ITB. Each cell
consists of two identical binary-weighted MoM capacitors connected differentially
by a series and two pull-down CMOS switches. Fig. 2.3(b) shows the unit varactor
based cell for the FTB. Table 2.1 shows the values of the designed parameters.
Cadence analog design environment is used for simulation using a 65nm TSMC
models. Fig. 2.4(a) shows the simulated coarse tuning range that extends from
22GHz to 29GHz. Fig. 2.4(b) shows a coarse tuning step of 140MHz. The
intermediate tuning range is 202MHz and the intermediate step is 41MHz as
shown in Fig. 2.4(c). The Fine tuning range is 84MHz and the fine step is
1.6MHz as in Fig. 2.4(d) and (e). The intermediate range covers 1.4 times the
coarse tuning step while the fine tuning range covers 2 times the intermediate step
to provide overlapping between the tuning banks which avoids frequency gaps.
SpectreRF is used to simulate the CC-DCO phase noise. The PN at 1MHz offset
from a 24GHz is −187dBc/Hz as shown in Fig. 2.4(e).
Table 2.2 presents the CC-DCO performance along with that of previously pub-
lished CMOS DCOs. Figure of Merit for Tuning range (FoMT ) is defined as:














L (Spiral) 1 turn Area: width=188µm,
length=181µm
C1 (MOM) W/finger=100nm, array=8X8,
multiply=180
C2,fixed (MOM) W/finger=100nm, array=8X8,
multiply=78
C3,f (MOM) W/finger= 100nm, array=8X8,
multiply=6
CTB (MOM) W/finger=100nm, array=8X8,
multiply=1, 2, 4, 8, 16, 32
ITB (MOM) W/finger=100nm, array=8X8,
multiply=1, 2, 4
FTB (AMOS) 240nm/240nm,
multiply=1, 2, 4, 8, 16, 32
Where PDC is the power dissipation of the CC-DCO. The CC-DCO achieves the
highest tuning range with best-in-class phase noise.
2.4 Conclusions
In this chapter, a tuning mechanism is discussed to widen the tuning range of
a 24GHz DCO for SRR applications. Phase noise performance has been care-
fully considered. Tuning range of 29% is achieved by employing Colpitts-Clapp
topology, deriving the required design equations, varying two potential capacitor
banks simultaneously, and refining the results through simulation. The CC-DCO
is designed using Cadence design tool with the available 65nm component RF
models. Pnoise setup with SpectreRF is used to simulate the PN for the imple-
mented design. The simulated phase noise for a 24GHz CC-DCO is better than





Figure 2.4: Simulation results of the CC-DCO. (a) coarse tuning. (b) coarse
tuning step. (c) intermediate tuning. (d) fine tuning. (e) fine tuning step. (f)
phase noise spectrum.
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Table 2.2: Comparison of Relevant CMOS DCOs
Ref. [12] [2] [13] [4] This work
fcenter 60 2.2 3.15 60 24
(GHZ)
TR 10% 3.18% 22.2% 11.6% 29%
(%)
∆ fosc,min 0.160 7 0.012 1.64 1.6
(MHZ)
PN −93 −121 −123 −140 −186
(dBc/Hz) @1MHz @0.1MHz @1MHz @1MHz @1MHz
PDC 12 1.3 9.84 13.2 10
(mW )
FoMT −177 −180 −228 −221 −268
(dBc/Hz)
Tech. 90nm 65nm 65nm 65nm 65nm
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A 24 GHz DCO with High
Amplitude Stabilization and
Enhanced Start-up Time for
Automotive Radar
3.1 Introduction
Automotive Short Range Radar (SRR) contributes to road safety via pre-crash
sensing, blind-spot detection, and collision avoidance [1]. Based on the Federal
Communications Commission (FCC) regulations, an automotive SRR is allowed
to operate in the frequency range of 22− 29 GHz [2].
Range resolution (∆R) is a key requirement of the Frequency-Modulated Continuous-
Wave (FMCW) for Short Range Radars, and it depends on the transmitter band-
width and TR of the local oscillator. The Bandwidth (B) and ∆R are related by
∆R = c/B, where c is the speed of light.
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Ultra Wide Band SRR (5 GHz) requires hard range resolution. For such a wide
frequency range, amplitude-to-phase conversion needs to be avoided [3]. The am-
plitude of oscillation and consequently the transmitted output power for the SRR is
restricted by the Effective Isotropic Radiated Power (EIRP) of −41.3 dBm/MHz.
The quality factor (Q) of the switched tuning capacitors is sharply degraded in
higher frequencies and therefore the overall Qtank is reduced. In order to compen-
sate for the losses, large transistors are required to provide sufficient transconduc-
tance. However, the parasitic capacitors of the large transistors impose loading
effect and hence affect the TR of the VCO [4]. Therefore, achieving low PN and
wide TR simultaneously is challenging.
Unlike ring and relaxation oscillators used at low frequencies for few GHz [5, 6],
high frequency oscillators are employed based on highly selective resonator to
prevent noise from outside the bandwidth from degrading the PN [9].
A 24 GHz Colpitts VCO with 30% TR was reported in [7]. The work in [8] showed
the design of a 30 GHz common-drain Colpitts oscillator. Negative resistance was
improved by employing a parasitic cancellation technique. Although the start-up
condition was satisfied over a TR of 15.9%, it was based on 0.2 GaAs pHEMT
technology which required access to specialized and more costly fabrication pro-
cess.
However, the steady state oscillation condition for the Colpitts VCO varies across
the TR. This condition is kept constant across the TR by employing a Clapp VCO
at the expense of limited TR [9]. In order to increase the TR, the Colpitts-Clapp
topology was proposed in [10].
VCOs and DCOs for SRR mandate low PN and wide TR [10]. The start-up condi-
tion and the amplitude of oscillation in Colpitts Clapp VCOs are functions of the
tuning element that can impose difficulties for a design with wide TR requirements
[11]. Moreover, the increased reliability factor of the transistor reduced sizes is 2
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to 3 times the minimum initially estimated size [9]. The process and temperature
variations necessitate extra frequency tuning margins. Furthermore, increasing
the device size increases the parasitic capacitors by the same factor, limiting the
minimum size of the tuning capacitor, and consequently the maximum possible
achieved frequency [8].
The work in [12] employs a special resonator based topology to realize an mm-
wave VCO, which relaxes the start-up requirement and stabilizes the amplitude.
However, the start-up condition enhancement and amplitude stabilization trade-off
with the TR. The reported TR was limited to 1.7%.
In [13], a Colpitts oscillator was designed to work as a frequency reference. A high
sheet poly resistor with negative temperature coefficient was used in a constant
gm biasing circuitry. The amplitude was stabilized against temperature variations.
However, the TR of this work was limited to 0.625%.
The swing and the start-up were enhanced in [14] for Colpitts VCO by replacing
the tail current source with an inductor. However, amplitude stability throughout
the TR was not discussed, and the TR for the VCO was limited to 2.5%.
In [15], a CC-DCO was proposed for SRR, which did not require any special fab-
rication process and was implemented using the conventional CMOS technology.
In this work, a more thorough detailed analysis of this modified topology is de-
rived. The CC-DCO suitable for automotive SRR is designed using the TSMC
65 nm CMOS process. A negatively boosted structure is employed, which in-
creases the amplitude without the need to increase the tail current, and stabilizes
the amplitude across the wide TR. Moreover, it relaxes the restriction on the
value of the transconductance that is required to start up the CC-DCO. To the
best of author’s knowledge, a DCO with boosted amplitude and relaxed start-up
transconductance has not been employed in CMOS for automotive radar prior to
this work. The proposed design methodology takes into consideration these effects
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Figure 3.1: Differential Enhanced Colpitts Clapp-DCO (ECC-DCO)
schematic.
at an early stage of the design, in order to reduce the start-up time and to sta-
bilize the amplitude across the TR. The proposed methodology is geared toward
the design of a CC-DCO for use in automotive radars.
The rest of this chapter is organized as follows. Section 3.2 presents the small-
signal and the large-signal derivations of the negative resistance-based models that
are used to describe the behavior of the oscillator at the onset and the steady state
of oscillation. The TR is discussed in section 3.3. The amplitude stability analysis
is provided in Section 3.4. Section 3.5 presents the design aspects and the design
methodology. The design parameters and pre-layout simulation results are shown
in Section 3.6. The post-layout simulation results are shown in Section 3.7 followed
by the conclusion in Section 3.8.
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Figure 3.2: Simulated Start-up waveforms for the ECC-DCO.
3.2 Colpit-Clapp and CMOS Enhanced Models
The structure of the proposed ECC-DCO is shown in Fig. 3.1. It is a differential
common-drain Colpitts oscillator with a negative resistance boosting mechanism
and extra capacitors in parallel with the inductors to increase the TR. This has
been achieved by employing double tuning capacitors that are comprised of C3
and part of C2. The remaining part of C2 provides the intermediate and the fine-
tuning. Differential Colpitts based topology can be analyzed using half circuit
representation [14].
3.2.1 ECC-DCO Start-Up Negative Resistance Model
Referring to Fig.3.1, the behavior of M3,M4 at the start-up differs from that at
the steady oscillation state. The Vosc at the onset of oscillation is practically zero
and Vtail biasing = Vgs3,4 = Vds4,3.
Fig. 3.2 shows the gate and drain signals of M3,M4 throughout the start-up till




Figure 3.3: Reduced circuits used to derive the ECC-DCO negative resistance
small-signal model for analyzing the start-up condition. (a) The half circuit
representation of the differential ECC-DCO. (b) The small-signal impedance
model looking into the gate of M1. (c) The derived small signal impedance
in parallel with L and C ′3. (d) The negative resistance based model for the
ECC-DCO at the start-up.
circuit, Vg3 ≈ Vd3 and Vg4 ≈ Vd4 at the start-up. Thus, M3,M4 behave like diode
connected devices and can be modeled as resistors with a value of 1/gm3, where
gm3 is the small signal transconductance of M3.
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Fig. 3.3(a) is the half-circuit representation of the ECC-DCO. The input impedance
(Zin), looking into the gate of M1 at the onset of oscillation is derived using the
model in Fig. 3.3(b). The integrated capacitors C1,2 are implemented in 65 nm
CMOS technology with high-quality factor. Thus, the lossy serial resistances as-
sociated with C1,2 are ignored [16]. Moreover, the intrinsic output resistance and
second order effect are neglected for getting an intuitive analysis.






































where gm1 is the small signal transconductance of M1 and:
C ′1 = C1 + Cgs1 (3.4)
C ′2,E = C2 + Csb1 + Cdb3 + Cdb5 + Cgs4 (3.5)
where Cgs, Csb, and Cgd are the parasitic capacitors associated with the transistors.





This input impedance, Zin, in parallel with the lossy inductor and C
′
3 is shown in
Fig. 3.3(c), where
C ′3 = C3 + Cgd1 (3.6)
The lossy inductor is modeled as an inductor (L) in series with a parasitic series
resistance (RL). If C
′
1 in series with C
′




s in series with












∼= C ′s and Rneg,p = Rneg1(1 + Q2C′s). Let
Ceqv = C
′
3||C ′p. The parallel combination of Ceqv and Rneg,p can be converted
back to an equivalent series representation. The series resistor and capacitor are
Rneg,s = Rneg,p/(1 +Q
2
Ceqv




Fig. 3.3(d) is the negative resistance based model for the ECC-DCO at the start-











































and QL  1, RL,P can be expressed as:
RL,P ∼= RLQ2L = ωoscLQL (3.10)
By substituting the RL by ωoscL/QL, multiplying both sides by RL,P , replacing
RL,P at the right side of the inequality by (3.10), replacing ωosc by (3.9), and















where gm,E = gm1 +gm3 is the effective initial transconductance for the ECC-DCO.
The Eq. (3.11) relates the required gm,E to the tuning and the parasitic capacitors.
The largest value of C2,E can not exceed C1 as constrained by PN requirements [9].
On the other hand, C ′3 ≈ C ′2 following the simultaneous tuning mechanism design




3, the start-up condition requirement
can be expressed as a multiplication of the effective initial transconductance and





Eq. (3.12) can be used to design M1 and M3 in order to satisfy the start-up
requirements, taking into considerations the losses of the tank and the effect of
the associated parasitic capacitors.
3.2.2 CC-DCO Start-Up Negative Resistance Model
The start-up negative resistance model is similar to Fig. 3.3(d). However, Ceqv,C
replaces Ceqv and gm3 = 0. The capacitor Ceqv,C can be defined using Eq. (3.7) by
replacing C ′2,E with C
′
2,C , where:
C ′2,C = C2 + Csb1 + Cdb5 (3.13)









Instability is enforced at the start-up when | Rneg,2 |> RL. Comparing (3.3) with




2,C , then the absolute
value of the start-up negative resistance is doubled in the ECC-DCO and start-up
time of the ECC-DCO is lower than that of the CC-DCO.
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An alternative start-up requirements, similar to Eq. (3.11) and (3.12) can be


















where gm,C = gm1 is the initial transconductance required for the CC-DCO.
If L and M1 for the CC-DCO and the ECC-DCO are identical, then comparing
(3.12) with (3.16) shows that gm,E is stronger. The comparison also shows that
the CC-DCO demands higher gm1 than the ECC-DCO that requires larger M1.





additional parasitic capacitors as compared to C ′2,C , the larger parasitic capacitors
associated with C ′1 and C
′
3 for the CC-DCO due to larger M1 can make Ceqv and
Ceqv,C comparable.
3.2.3 CC-DCO Large Signal Model
Non-linearity due to large signal forces the Vosc from increasing while the oscillation
continues steadily. By assuming that the average current of the Colpitts switching
transistor is equal to the biasing current, the function model in [18] approximates
I1 ≈ 2Ibias, where I1 is the peak of Id1 that appears as a train of pulses.
The describing function for the large signal transconductance (Gm) can be defined
as the ratio of the peak pulse current to the amplitude of Vgs for the switching













Figure 3.4: Steps to derive large signal models for the CC-DCO and the
ECC-DCO. (a) Circuit to derive the large signal CC-DCO model. (b) CC-DCO
large signal model. (c) Circuit to derive the large signal ECC-DCO model. (d)
ECC-DCO large signal model.




2), VC1 is related to Vosc by the relation:
VC1 = nVosc (3.18)
Large signal model for amplitude approximation is constructed by using the T
model to represent M1 and replacing gm by Gm.
The large signal model of the CC-DCO is shown in Fig. 3.4(a). The resistor 1/Gm1
and the tapped capacitors C ′1 and C
′
2,E can be converted to a resistor of 1/Gm1n
2
in parallel with a series combination of C ′1 and C
′
2,E [11]. Fig. 3.4(b) shows the
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final model after this transformation. Since C ′3 appears in parallel with the series
combination of C ′1 and C
′
2,E, then the total capacitor is Ceqv. The total resistance
(Rtotal) is (1/Gm1n
2)‖RL,P .
At fosc, Vosc for the CC-DCO is given by:




By substituting (3.17) in (3.19) and arranging the terms, the output amplitude
for the CC-DCO is given by:




The amplitude of oscillation for the CC-DCO in (3.20) varies across the TR by
the variation of C2.
3.2.4 ECC-DCO Large Signal Model
Referring to Fig. 3.1, When the swing at the gate of M1 is maximum, the swing at
the gate of M2 is minimum, M3 is turned off, and M4 is turned on. As Vg1 starts
to drop-down from its maximum value and Vg2 shoot-up from its minimum level,
M4 conducts current. M3 conducts peak current in an opposite way. Such that
the peak of Id3 occurs while Vg2 is shooting-up and Vg1 is falling-down.
The average current in M1,M2 is equal to the summation of Ibias and the average
current in M3,M4. Since the switching transistors (M1,M2) and the cross-coupled
transistors (M3,M4) conduct in the opposite directions, then the peak of the train
of current pulses flowing in the switching transistors can still be approximated to
be 2Ibias and the large signal transconductance can still be approximated by Eq.
(3.17).
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The opposite polarities of large signals at the gates of cross-coupled devices gen-
erate a negative resistance to be seen between the device gates. We may define
Gm3,Gm4 to be the large signal transconductance for M3,M4. Thus, the cross-
coupled connected devicesM3,M4 generate a negative resistance of−2/Gm3,−2/Gm4
seen between the gates of M3 and M4. It is equivalent to a negative resistance of
−1/Gm3,−1/Gm4 looking into the gate of M3,M4.
Fig. 3.4 (c) is the basic circuitry used to derive the large signal model to describe
the amplitude. The transistor M1 is replaced by an equivalent T model and Gm1
replaces gm1. The resistors 1/Gm1 and −1/Gm3 appear in parallel with C ′1 and
C ′2 respectively. By substituting 1/Gm1 = R1 and −1/Gm3 = R2, the equiva-
lent impedance (Zeqv) for the series combination of C
′
1‖R1 and C ′2,E‖R2 can be
expressed as:
Zeqv =








































The equivalent impedance (Zv) for a parallel combination of two typical resistors,
R4 and R5, and a capacitor Cs can be expressed as:
Zv =
1
sCs + 1/R4 + 1/R5
(3.23)
By comparing (3.22) with (3.23), the series combination of R1‖C ′1 and R2‖C ′2,E













Figure 3.5: Simulated drain current of M3 (Id3) and the oscillating output












Fig. 3.4(d) shows the final large signal model after the transformation. The total
output resistance Rtotal is the parallel combination of 1/nGm1, −1/Gm3(1 − n),





+ nGm1 − (1− n)Gm3
(3.26)
If, as an example, C1 = C2 and Gm1 = Gm3, then for a given Ibias and RL,P , the
ECC-DC amplitude in (3.26) is twice of that of the CC-DCO in (3.20). Moreover,
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Eq. (3.26) shows that increasing Gm3 increases Vosc. Since, PN is inversely pro-
portional to the square of Vosc, thus larger amplitude is mandatory to satisfy low
PN requirements [19].
The derived equations (3.8), (3.9), (3.11), (3.12), (3.14), (3.16), (3.20), and (3.26)
contribute to the design methodology and explain the small-signal and large-signal
behavior.
3.3 Tuning Range
The TR is equal to (fmax − fmin)/fcenter. Referring to Eq. (3.9) fmax and fmin
correspond to Ceqv,min and Ceqv,max, respectively. The Simultaneous tuning mech-
anism in [15] equates parts of C2 with C3 for the coarse tuning while maximizing
the ratio of C1/C2 such that:
C2 = C2,f + C2,intermediate + C2,fine + Ct,coarse (3.27)
C3 = C3,f + Ct,coarse (3.28)
where Ct,coarse, C2,intermediate, and C2,fine are the coarse, intermediate, and fine tun-
ing effective capacitance, C2,f and C3,f are the fixed part of C2 and C3 respectively
that are comparable to the associated parallel parasitic capacitors in addition to
layout parasitic capacitors.
For C2,min to effectively tune the maximum frequency, it should remain greater
than the parasitic capacitors. Increasing the fixed part of capacitance C2 (C2,f ), to
account for the parasitics, lowers the maximum tuned frequency that may mandate
decrease L to retain the maximum frequency.
Moreover, increasing C2,f is constrained by the PN requirements; a low PN requires






3.4 Amplitude Stability Analysis
The oscillation frequency is sensitive to the output amplitude and reduced oscil-
lation amplitude degrades the PN and better PN performance can be achieved
by suppressing amplitude-to-phase conversion [12]. Referring to Eq. (3.26), if the
following condition holds
C2Gm1 = C1Gm3 (3.29)
then the amplitude of oscillation for the ECC-DCO can be expressed as:
Vosc = 2IbiasRL,P (3.30)
This means that the amplitude of oscillations could be independent of tuning
capacitors, yet it depends on QL as related in (3.10).
Since Gm3 is the large signal transconductance, a special function could be derived
to describe it due to the non-linearity associated with large signal behavior.
Table 3.1: CC/ECC-DCOs Corner Analysis Results
Design W1,2, W5,6, R C2, C3 Corner Freq. Amp. Start- Iavrg
up time
(µm, µm) (fF ) (GHz) (mV ) (nS) (mA)
ECC1 20, 20, 2 434, 140
typ. 24.04 661 1.6 8.79
f.b. 26.01 898 0.8 10.48
s.w. 22.32 283 15 7.04
ECC2 30, 30, 2 412, 117
typ. 24.09 863 0.9 12.66
f.b. 25.82 1090 0.6 15.24
s.w. 22.53 595 2 10.39
CC1 20, 20 434, 140
typ. failed failed failed -
f.b. 27.36 604 2.1 9.14
s.w. failed failed failed -
CC2 40, 40 450, 155
typ. 24.09 616 1.7 14.1
f.b. 26.2 806 0.9 16.45
s.w. 22.29 225 7.2 12.5
Fig. 3.5 shows the transient response of Id3 along with the oscillating voltages at
Vg1 and Vg2, which appear as (1−n)Vg2 and (1−n)Vg1 at the gate and the drain of
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M3 respectively. The transistors, M3,M4 are designed using low threshold devices.
The transistor M3 conducts and carries positive drain current when Vg2 is decreas-
ing in the upper half and Vg1 is increasing in the lower half of the corresponding
sinusoidal waveform.
The drain current of Transistor M3, Id3, overshoots from 0 mA at X to a maximum
current at Z when the sinusoidal waveform of Vg2 starts to drop from its maximum
value. The Gm3 is related to the large current change during the conduction cycle
that is associated with Vgs change. By approximating the slope of XZ ≈ the slope
of XY, Gm3 could be approximated by the ratio of ∆Id3 to ∆Vg3 of the segment
line XY . The coordinates (Id, Vgs) of the point X are Id3 = 0 mA and Vg3 with
an amplitude of (1 − n)Vosc. The point Y lies on the same horizontal line where
Vg1 and Vg2 cross each other. The crossing point corresponds to the DC biasing
point. Therefore, the coordinates (Id, Vgs) of the point Y correspond to the M3
biasing current Ib3 and voltage Vb3 . The biasing voltage Vb3 is a fraction of Vosc.
Let Vosc = f(1− n)Vosc, where f is a fraction factor that is < 1.
Since VY < VX , then Gm3 is a negative value and related to the dynamic of











Substitution of (3.32) and Gm1 ≈ 2IbiasnVosc from (3.17) in (3.29) result in:
Ib3 = 2Ibias(1− f) (3.33)
The result in Eq. (3.33) reveals that Ib3 is proportional to Ibias. The maximum
value of Ib3 can be set to be equal to Ibias with f = 0.5, for the design to be
justified, while the optimum value is determined by the required Gm3 considering
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the amplitude stability in Eq. (3.29) and verifying the start-up condition in Eq.
(3.8).
It should be noted that the slope approximation depends on the biasing condi-
tion, and it varies with the class of operation. Moreover, the shape of the current
depends on closeness of the frequency of the oscillation to the transistor transit
frequency (fT ). Although the approximations are crude, they are useful by pro-
viding an intuitive link between the biasing current of the cross-coupled transistor
and the tail biasing current.
If the condition represented in Eq. (3.29) is satisfied, then RL,P is the only pa-
rameter that can affect the amplitude stability across the TR, since as shown in
Eq. (3.10) it changes with the frequency.
In order to investigate the amplitude stability with the TR, ωosc is modified by
∆ωosc with ωosc  ∆ωosc. Since RL,P is related to ωosc in Eq. (3.10), then:
R′L,P
∼= RLQ2L = (ωosc + ∆ωosc)LQL (3.34)
V ′osc = 2IbiasR
′















If ω′osc is associated with the incremental increase in C
′
eqv = Ceqv + ∆Ceqv, then
the ratio of (ωosc+∆ωosc)
2
ω2osc
is equal to Ceqv
Ceqv+∆Ceqv










 1, the left side of Eq. (3.36) can be approximated by first-order














Since the last term in Eq. (3.35) is  1, it can be ignored. By substituting Eq.











for ∆Ceqv  Ceqv. Therefore, once the condition in Eq. (3.29) is satisfied, the
amplitude has poor dependency on the tuning capacitors. Conditions stated by
Eq. (3.32) and (3.33) serve as design criterion to assist the simulation based design
methodology in obtaining a constant amplitude throughout the TR. Stabilizing the
amplitude is important for suppressing the amplitude-to-phase conversion [12].
3.5 Design Considerations
In this section, the result obtained from the previous sections are used to form
a robust design methodology. Four oscillators are designed and process corner
simulation results are compared with the mathematical derivations of the last
sections.
3.5.1 CC-DCO versus ECC-DCO Design Aspects
In order to verify the concept and prove the mathematical analysis, two versions of
each fully differential ECC-DCO (ECC1, ECC2) and CC-DCO (CC1, CC2) were
developed using TSMC 65 nm RFIC models. Process with corner temperature
analysis is performed for all of the four designs. The performance results are listed
in Table 3.1. The values of L, C1, Vdd, Vb1, and Vb2 for all designs are 88 pH,
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680 fF , 1.2 V , 0.6 V , and 0.9 V respectively, where R is the ratio of W3,4 to W5,6
and Iavrg is the average current consumption. Start-up time is measured as the
time to reach 90% of Vosc.
The corner simulation results for the four designs are shown in Fig. 3.6. The
CC2 is designed to sustain process and temperature variations, and it passes the
typical process corner at the typical temperature of 25◦C (typ.), fast-best process
corner at low temperature of −25◦C (f.b), and slow-worst process corner at high
temperature of 75◦C (s.w.).
ECC1 is designed with M1,2 and M5,6 being half of the corresponding devices for
CC2. With the same tuning frequency, the performance of ECC1 is comparable or
better than that of the CC2, in spite of having Gm1 and the tail current is being
halved. The s.w. corner for a start-up is an exception as the start-up time is worse
for the ECC1 than the CC2. ECC1 improves the amplitude as compared to CC2
but does not improve the start-up time.
If the reduced device sizes in ECC1 are applied to design CC1, then CC1 fails to
oscillate under typical and slow-worst corners. If these devices are increased from
being 1/2 the CC2 device sizes in ECC1 to 3/4 the CC2 device sizes in ECC2,
then even with a 25% reduction in the tail current and a reduction in Iavrg by
10.2%, 7.4%, and 16.9% for the typ, f.b, and s.w corners, the amplitude is higher
by 40% and 35% for the typ and f.b corners, while it is increased by more than
100% for the s.w corner.
The enhanced amplitude result proves the derived mathematical relation in (3.26).







Figure 3.6: Simulated corner analysis showing the waveform, amplitude, and
frequency under typical (typ), fast-best (f.b), and slow-worst (s.w) process and
temperature corners. (a) ECC1-DCO (b) ECC2-DCO (c) CC1-DCO (d) CC2-
DCO.46
The ratio between Vosc of the ECC and CC designs (Rvosc) can be obtained by







The ratio between the simulated amplitudes for ECC2 and CC2 at the typ. corner
is 1.4. The calculated value based on Eq. (3.40) is 1.49 which is comparable to
the simulation counterpart. Repeating the same for ECC1 and CC2 results in 1
and 1.03 for the simulated versus calculated amplitude ratios. The comparable
results between the hand calculations and the simulated results prove the derived
mathematical equations.
The start-up time for ECC2 is reduced by 47%, 33%, and 72%, as compared to
CC2, for the typ, f.b and s.w corners correspondingly. This result confirms that
the negative resistance is stronger as derived in Eq. (3.3). Moreover, even with
gm1 for ECC2 being 0.75% of that of the CC2, the summing effect of gm,3 increases
Rneg1, and the start-up time is reduced significantly.
3.5.2 Amplitude Boosting and Stability Optimizing
The effectiveness of the ECC-DCO in increasing and stabilizing the amplitude
across the TR is validated through simulation, and the expected mathematical
results are verified. Fig. 3.7(a) shows the coarse frequency tuning for ECC1,2
and Fig. 3.7(b) indicates the amplitude throughout the TR. Maximum amplitude
points exist, and Vosc is higher for the ECC2 as expected from the analysis.
M3,M4 and M5,M6 are low threshold devices of similar types. Prior to optimiza-
tion, the size ofM3,M4=M5,M6. Gm3 is optimized based on simulation by changing
the sizes of M3,M4 through varying R. Fig. 3.7(c) shows the effect of changing
the value of R on the amplitude taken at the minimum, middle, and maximum
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coarse tuning. The three graphs intercept at a point that corresponds to R = 3.15.
At this point, the amplitude is independent of the tuning capacitor. Fig. 3.7(d)
shows the amplitude versus the TR with R = 3.15. The percentage of amplitude





Based on the simulation results in Fig. 3.5(b). The amplitude varies across the
TR by 22 mV and 32 mV for ECC1 and ECC2 respectively. However, it varies
by just 7 mV for ECC2 with R = 3.15 in Fig. 3.5(d). Increasing R may stabilize
the amplitude within 7 mV across the TR. However, large R increases the par-
asitic capacitors that affect the TR. Under the restrictions of the tuning design
requirements in Section III, R is chosen to be 2 for ECC2 and the ECC-DCO
design.
3.5.3 ECC-DCO Design Methodology
The developed design methodology is a combination of hand calculations and
simulation-based design. Low PN requirement is considered. The transistors are
biased at the optimum noise figure current density of 0.15 mA/µm. Vosc stability
is optimized. Minimum Ibias is determined by the optimized Vosc and start-up
condition is verified. The strategy to build up the ECC-DCO structure in Fig. 3.1
is as follows:
1. Set the tank inductor to the minimum feasible value. Get QL and RL,P at





Figure 3.7: Amplitude stability Simulation Based optimization. (a) Coarse
frequency tuning for ECC1 and ECC2 to show the TR. R = 2. (b) The am-
plitude of ECC1 and ECC2 across the TR. R = 2. (c) Parametric analysis for
ECC2 amplitude vs. R at the minimum, middle, and maximum tuning. (d)
ECC2 amplitude across the TR with R = 3.15.
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2. Based on L, use (3.9) to calculate the maximum and the minimum Ceqv
(Ceqv,max and Ceqv,min) that corresponds to the minimum and maximum
tuning frequency (fosc,min and fosc,max) respectively.




2,max > rC3,max, where m and r are variables for
design optimization. Low PN mandates that C ′2,max ≤ C ′1. Therefore, m ≤ 1.
Since the intermediate and the fine tuning design are part of C2, r should
be > 1. Let m = 1 and r = 4, calculate C ′1 from in (3.9).




eqv,min from step 2 and C
′
1 from step 3
in (3.7), calculate C ′2,3,min.
5. Set Vosc to the maximum allowed value Vosc,max by the technology and the
system requirements. Get Ibias from (3.30) using RP,max from step 1 and
Vosc,max.
6. M1,2 are designed with a minimum length defined by the process. Con-
sidering the biasing at a current density of 0.15 mA/µm for low PN noise
requirement, determine the size of M1 from W1 = Ibias/0.15. Get gm1 and the
values of the parasitic capacitors from the simulator by employing a simple
simulating test circuitry.
7. Let Ib3 = Ibias by assuming f = 0.5 in (3.33). Use low thresholds device
model, size M3 using the simulator considering Vds3 = Vgs3=Vs1. Get Vs1
from the outcome of step 6. Get gm3 and the values of the parasitic capacitors
from the simulator.
8. Verify the start-up condition at the maximum tuning frequency in (3.8) from




2,min in step 6, 7, 3, and 4 respectively.
9. Iterate between step 6, 7, and 8, to verify the start-up condition in step 8,
by changing W1 or W3 or both, keeping the same current density.
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10. Use low thresholds device model, set the bias and the size M5 using the
simulator considering Vds5=Vs1. Get the values of the parasitic capacitors
from the simulator.





values of the parallel associated parasitic capacitors to calculate C1, C2,max,
and C3,max respectively.
12. Verify that C ′2,min and C
′
3,min are not less than the parallel parasitic capaci-
tors in (3.5) and (3.6).
13. Optimize Vosc throughout simulation as in section B.
14. Iterate between the steps 3-13 by optimizing m, r, Ibias, W1, W3 and W5.
3.6 ECC-DCO Design and Pre-Layout Simula-
tion
The main structure of the ECC-DCO is constructed as shown in Fig. 3.8. Based
on (3.3), the ECC-DCO adds more negative resistance at the start-up. Moreover,
it enlarges and stabilizes the amplitude of oscillation.
3.6.1 ECC-DCO Design
Based on the design methodology in section V − C, Single turn central tap tank
inductor (Lt) with 176.6 pH is first selected and implemented in Metal 9. It
achieves QL of 43 at 24 GHz. Tail biasing current (I5,I6) and M5,M6 size is
determined by the required Vosc based on (3.30). PN is inversely proportional to
the square of Vosc that calls for maximizing Vosc. However, larger Vosc is restricted
by the allowed safe voltage that can be applied to the transistor junctions without
51
causing a breakdown. The output is taken from the drain of M1,2 that is connected
to Vdd through Rd‖Ld. Such that an output buffer is not needed and the output
power is increased with the drain inductor Ld.
Process corner analysis is conducted for the CC-DCO and the ECC-DCO and the
magnitude and the phase of the loop-gain are shown in Fig. 3.9 (a)-(b) respectively.
The worst case for both designs is at the s.w. corner of the minimum frequency.
Based on the worst-case, the minimum size of the transistors is optimized. While
M1,M2 size for CC2 includes the required reliability factor to ensure start-up
under temperature and process variations. W1,W2 and W5,W6 for the ECC-DCO
are decreased by 25%. W3,W4 is triple W5,W6 with R = 3.
Table 3.2 shows the values of the designed parameters for the ECC-DCO.
Based on the describing function approximation in (3.17), the plot of Gm1 across
the TR is shown in Fig. 3.10. The maximum required Gm1 for the CC-DCO and
the ECC-DCO are 19.6 mS and 18.6 mS respectively, such that CC-DCO needs
an extra 1 mS to keep the oscillation steady.
The ECC-DCO PN at 1 MHz offset is simulated against process corners. The
resultant PN are tabulated in Table 3.3 at the minimum, middle, and maximum
tuning frequency. The ECC-DCO PN is always better than −101 dBc/Hz.
Considering mismatch and process variations, montecarlo analysis is conducted
for 1100 samples. Fig. 3.11 shows the simulated montecarlo analysis results for
the amplitude and the loop-gain magnitude taken at the minimum, middle, and
maximum tuning frequency. The standard deviation for Vosc at the minimum and
middle tuning frequency is 1.3 mV , while it is 1.4 mV at the maximum tuning
frequency. The %Vosc considering the mean values at the three tuning frequencies
is as low as 1.6%.
The mean value for the loop-gain magnitude is the worst at the minimum tuning
frequency as expected and agrees with the process corner analysis.
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Figure 3.8: Schematic of the Enhanced Colpitts Clapp-DCO (ECC-DCO)
3.6.2 ECC-DCO Frequency Tuning
Simultaneous tuning mechanism for wide TR with fine resolution is obtained by
separate and overlapped tuning capacitance banks based on (3.27) and (3.28).
The two Coarse Tuning Banks (CTB) and the Intermediate Tuning Bank (ITB)
are implemented using binary-weighted Metal-oxide-Metal (MoM) capacitors con-
trolled by a 6-bit Coarse Word (CW[5:0]) and 3-bit Intermediate Word (IW[2:0)]
respectively. The Fine Tuning Bank (FTB) is implemented using binary-weighted
varactors. It is controlled using a 6-bit Fine Word (FW[5:0]). The unit capacitance




Figure 3.9: Simulated process corner analysis. (a) Process corner analysis
for the CC-DCO and the ECC-DCO loop-gain magnitude. (b) Process corner
analysis for the CC-DCO and the ECC-DCO loop-gain phase.
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Figure 3.10: Simulated Large Signal Transconductance (Gm) of the CC2 and
the ECC vs. the Coarse Tuning Index.





Lt (Spiral) 1 turn center tab Area:
width=265µm, length=238µm
C1 (MOM) W/finger=100nm, array=8X8,
multiply=182
C2,f (MOM) W/finger=100nm, array=8X8,
multiply=80
C3,f (MOM) W/finger= 100nm, array=8X8,
multiply=1
CTB (MOM) W/finger=100nm, array=8X8,
multiply=1, 2, 4, 8, 16, 32
ITB (MOM) W/finger=100nm, array=8X8,
multiply=1, 2, 4
FTB (AMOS) 300nm/300nm,
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Figure 3.11: Simulated Montecarlo analysis considering process and mismatch
at the minimum, middle, and maximum TR. (a) Montecarlo analysis for the
ECC amplitude. (b) Montecarlo analysis for the ECC loop-gain magnitude.
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(a) (b)
Figure 3.12: Unit capacitance cell structure. (a) MoM switched capacitor cell
for the coarse and intermediate tuning banks
. (b) Varactors unit cell for the fine tuning bank.
Table 3.3: ECC-DCO PN against process Corners
Corner PN (dBc/Hz) PN (dBc/Hz) PN (dBc/Hz)
@Min-Freq @Mid-Freq @Max-Freq
s.w. -106 -104 -101
typ. -109 -106 -102
f.b. -112 -110 -107
Table 3.4: Post-Layout Performance Comparison
Parameter CC-DCO ECC-
DCO
Min. Amp. (mV ) 525 747
Max. Amp (mV ) 628 759
Amp at 24 GHz (mV ) 613 758
% Amp. Var. 19.6% 1.5%
Start-up time (ns) 2.2 1.3
Power consumption (mW ) 16.9 12.8
PN (dBc/Hz) -104 -106
3.7 Post-Layout Results
To verify the effectiveness of the modified topology, layout is accomplished for the
designed ECC-DCO and CC2. The post-layout with parasitic extraction perfor-
mance results for the CC-DCO and the ECC-DCO are tabulated in Table 3.4.
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-20 PN @(1MHz,-25°C) =-105 dBc/Hz
PN @(1MHz, 25°C) =-104 dBc/Hz
PN @(1MHz, 75°C) =-102 dBc/Hz
(c)
Relative Frequency (Hz)























0 PN @(1MHz,-25°C) =-107 dBc/Hz
PN @(1MHz, 25°C) =-108 dBc/Hz
PN @(1MHz, 75°C) =-108 dBc/Hz
(d)
Figure 3.13: Post-Layout Simulation Results. (a) The frequency vs coarse
tuning. (b) The ECC-DCO amplitude across the TR at −25◦C, 25◦C, and
75◦C. (c) Oscillating at 24 GHz, the CC PN at −25◦C, 25◦C, and 75◦C. (d)
Oscillating at 24 GHz, the ECC PN at −25◦C, 25◦C, and 75◦C.
Figure 3.14: Chip layout of the proposed 24 GHz ECC-DCO
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While the CC2 amplitude varies across the TR by 103 mV , the ECC-DCO ampli-
tude varies by 12 mV .
Fig. 3.13(a) shows the post-layout frequency tuning for the CC and the ECC
at −25◦C, 25◦C, and 75◦C. The tuning index for the CC starts at 9 caused by
less parasitic capacitors in parallel with C2. The temperature has minimal effect
on the coarse tuning for both designs. The coarse, intermediate and fine tuning
steps for the ECC-DCO are 160 MHz, 50 MHz, and 1.1 MHz respectively. The
intermediate and fine TR are 350 MHz and 66 MHz respectively to provide the
overlapping between the banks.
Fig. 3.13(b) shows the amplitude variation with temperature across the TR. The
amplitude variations across the TR are as low as 5.3%, 1.5%, and 6.8% at −25◦C,
25◦C, and 75◦C respectively. The increase/decrease of Gm1 and Gm3 is of the
same polarity that is subtracted at the denominator of Eq. (3.26) making the
ECC-DCO less sensitive to temperature variations.
Oscillating at 24 GHz, the PN at 1 MHz offset is shown in Fig. 3.13(c)-(d) for the
CC and the ECC respectively. The ECC improves the PN by 2 dB at 25◦C and
by 4 dB at 75◦C, as compared to the CC PN. Driven by low amplitude variations
with temperature, the ECC PN deviates by only 1 dBc/Hz with temperature
variation between −25◦C and 75◦C, as compared to 3 dBc/Hz deviation for the
CC.
Fig. 3.14 shows the chip for the ECC-DCO. CC-DCO chip has the same dimension
and pads. The total chip area is 1 mm2, which is pad limited. The core area fits
in a rectangular of 1.3 mm × 0.5 mm. To quantify the overall performance, the
Figure of Merit (FoM) and Figure of Merit for TR (FoMT ) are defined in (3.42)
and (3.43) as in [4].

















Where PDC is the power dissipation and ∆f is the offset from the center frequency
(fcenter) of 24 GHz. Table 3.5 shows the resultant comparison with state-of-the-art
mm-wave VCOs and DCOs. The reported PN in [28] is −146.7 dBc/Hz because
the VCO consumes power in the range of a hundred, while the maximum reported
power among the rest is 24 mW . The ECC-DCO has the best FoMT and the
highest FoM with the power consumption limited to few tens of mW .
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Table 3.5: Performance Summary and Comparison
Ref Type Fo TR ∆f PN PDC FoM FoMT CMOS
(GHz) (%) (MHz) (dBc/Hz) (mW) (dBc/Hz) (dBc/Hz)
[12] measurement VCO 19.1 4.8 1 -103 5 -182 -175 130 nm
[4] measurement VCO 26 25 1 -104 9.96 -182 -190 130 nm
[21] measurement DCO 60 10 1 -93 12 -178 -178 90 nm
[22] measurement DCO 25 16 10 -117 23 -171 -175 40 nm
[23] measurement VCO 38.5 11 1 -87 11.7 -168 -169 65 nm
[24] measurement VCO 26.3 40.3 10 -119 4.3 -180 -192 65 nm
[25] measurement VCO 27.5 43.3 10 -109 7.2 -169 -182 65 nm
[26] measurement VCO 24.7 22.9 10 -127.3 24 -181 -188.6 32 nm SOI
[27] measurement VCO 57.8 25.4 1 -100 24 -181.5 -189.6 40 nm
[28] measurement VCO 4.07 18.6 3 -146.7 126.85 -189 -192 65 nm
CC-DCO post-layout DCO 24 29 1 -104 16.9 -179 -188 65 nm
ECC-DCO post-layout DCO 24 29 1 -106 12.8 -185 -194 65 nm
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3.8 Conclusions
In this chapter, the modified topology of ECC-DCO achieves better performance
over a wide TR of 29% for SRR applications. Oscillation initiation is boosted up
by an extra negative resistance without the need to increase the tail current.
The amplitude and start-up enhancement are achieved by analyzing the proposed
circuitry at start-up and the large-signal steady oscillation state. The derived equa-
tions serve as design criterion and assist in the simulation-based design method-
ology to optimize the amplitude stability.
The ECC-DCO is designed in Cadence using 65 nm RF component models. Pnoise
setup with SpectreRF is used to simulate the PN. Simulation results for the ECC-
DCO and a robust CC-DCO show that, even with 24% reduction in the power
consumption, the amplitude of oscillation for the ECC-DCO is boosted by 23%.
The ECC-DCO amplitude varies by 1.5% across the TR as compared to 19.6%
variation for the CC-DCO. Start-up time is reduced by 41%. The ECC-DCO
PN is 2 dB better than the CC-DCO PN. The ECC-DCO achieves better FoM
and FoMT than the CC-DCO that confirms the enhanced achievements. In the
future, the ECC-DCO is to be implemented as part of ADPLL, which is suitable
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Chapter 4
Impact of Process and
Temperature Variations on the
Design of CMOS Colpitts
Oscillators
4.1 Introduction
The ideal oscillator output signal is a perfect periodic waveform. However, random
and systematic errors can affect the amplitude and phase of the output oscillating
signal. Random errors are due to noise in physical components constituting the
oscillator phase noise. Systematic errors are caused by Process, Voltage, and
Temperature (PVT) variations [1].
Crystal-less CMOS realization reference oscillators are motivated by reducing the
size and the cost for system-on-chip (SoC) implementations. High temperature
stability and low phase noise mainly characterize quartz crystals. Thus RF fre-
quency oscillators replacing quartz crystal should offer similar behavior. Colpitts
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oscillator is popular for its excellent phase-noise performance [2] [3]. Colpitts
oscillator replacing crystal was reported in [4].
Temperature stability and process variation analysis is usually performed for os-
cillators replacing quartz-crystals. However, all oscillators can benefit from such
analysis. Thus, design methodology based on the estimated process and temper-
ature dependencies early in the design process can save the need for unnecessary
design-loop iteration and thus minimizes the time-to-market.
In this work, a detailed design methodology of the systematic frequency drift for
CMOS Colpitts oscillator is presented. It can reduce iteration in the design process
by identifying key parameters that need to be optimized at the early stages to be
refined later by computer simulations. To the author’s knowledge, temperature
and process sensitivity, in the contest of start-up condition, has not been explored
to be generic for Colpitts Voltage Controlled Oscillator (VCO) in most of this
prior work.
In [5] tuning range was derived showing process spread parameters, but it was
implemented in silicon bipolar technology. The work in [6] presents temperature
sensitivity analysis and the derived equation presented can serve as a design cri-
terion, but it was for LC type VCO. Temperature stability for CMOS Colpitts
oscillator was analyzed in [4], but it lacks start-up temperature analysis.
This chapter is organized as follows; in the next section negative resistance lin-
ear model for Colpitts oscillator is derived. Non-linear model is presented using
the describing functions. Section III presents process and temperature sensitivity
analysis. Section IV shows the design and simulation results of Colpitts oscillators
followed by the conclusion.
68
4.2 Colpitts Models
4.2.1 Negative Resistance Linear Model
Common-Drain (CD) Colpitts oscillator is shown in Fig. 4.1(a). Linear model
of the Colpitts oscillator can be described as a negative resistance generator in
parallel with a resonant load [7]. The resonator load consists of a lossy inductor
modeled as an inductor L in series with the parasitic series resistance RL. Negative
resistance generator exhibits reflection coefficient (ΓG) greater than 1 to enforce
instability.
The integrated capacitors C1,C2 implemented in 65nm CMOS technology can have
high quality factor [8], thus the lossy serial resistances associated with C1,2 can be
neglected. Channel length modulation and body effect are not considered in this
chpater. However, parasitic capacitors Cgs, Csb, and Cgd are considered.
The impedance Zin, looking into the gate of the transistor M1, is derived using
the model shown in Fig. 4.1(b). By substituting C ′1= C1+Cgs; C
′
2= C2+Csb. The






















where gm is the small signal transconductance ofM1. The negative resistance linear
model for the CD Colpitts oscillator is shown in Fig. 4.1(c). At the frequency of
oscillation (ωosc), the inductance L resonate with Cgd in parallel with the series
combination of C ′1 and C
′
2 [7]. Ceqv is the series equivalent capacitance of C
′
1 and
C ′2. Under the assumption that the Cgd  Ceqv. ωosc is given by:
69
(a) (b) (c)
Figure 4.1: CD Colpitts oscillator: (a) shows a single-ended CD Colpitts
oscillator, (b) and (c) show the steps to derive the negative resistance linear
model. (a) CD Colpitts Oscillator. (b) AC Equivalent to Determine the Input





The amplitude of oscillation Vosc at the onset of oscillation is practically zero. The
start-up requires that | Rneg |> RL [9]. It can be expressed as:
∣∣∣∣ gmω2oscC ′1C ′2
∣∣∣∣ > RL (4.4)
4.2.2 Non-Linear Model
Large signal analysis based on the describing function model in [10] is used to
analyze the behavior of the oscillator at the steady state oscillation. It is based
on the expectation that the drain current has the shape of a series of very narrow
pulses. Non-linearity of the negative resistance device stabilizes Vosc and the am-
plitude of the drain current is approximated by Id = 2Ibias [10]. Ibias is the biasing
current for the NMOS device shown in Fig. 4.1(a). The describing function model

















where V1 is the amplitude of oscillation across C
′
1, Vosc is the amplitude of os-








Steady state oscillation condition requires that (4.6) = RL.
4.3 Sensitivity Analysis
Process and temperature stability analysis set bases to design frequency references
and crystal-less oscillators that mandates high accuracy and temperature stability.
4.3.1 Process Variation Analysis
If L changes by ±∆L, Ceqv changes by ±∆Ceqv, then ωosc changes by ±∆ωosc.















By dividing (4.3) over (4.7), and eliminating possibilities that may lead to ρω > 1,
(4.7) is simplified to:
(1 + ρω)
−2 = (1− ρL)(1− ρC) (4.8)
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Being the percentage variation, ρω is much smaller than one, hence the left side of
(4.8) can be approximated by first-order Taylor expansion that results in:
(1− 2ρω) ∼= (1− ρL)(1− ρC) (4.9)




(ρL + ρC − ρLρC) (4.10)
Inductance is process independent [5][7]. The integrated inductance and capaci-






Process spread of the integrated capacitors depends on its type. Typical process
spread for Metal-Insulator-Metal capacitors (MIM) and junction capacitors is
about ±10% and ±20% respectively [1]. Once the process spread is estimated,
process shift compensation circuitry can be designed such as using a programmable
discrete frequency calibration method implemented as a switched-capacitor array
[11].
4.3.2 Temperature Coefficient Analysis
































{TCCeqv + TCL} (4.14)
Similarly, the temperature coefficient for Ceqv can be derived. The expression can







Temperature coefficient for an equivalent parallel capacitor, such as C ′1, can also







Linear and non-linear behavior contributes to the frequency of oscillation [4]. The
harmonic injection of the non-linear negative resistance circuit to the resonator








Substitute for ω = ωosc in (4.2) and ω = ωosc,non−linear in (4.6). Divide (4.2) over
(4.6) after modification. The ratio between ωosc,non−linear and ωosc comes to be







The value of ε depends on the current shape of M1,2. Temperature dependency
of ε can be minimized by employing constant gm biasing scheme. Equation (4.5)
reveals that Gm varies with Vosc as well. Vosc changes with the supply voltage that
calls for a regulated supply.
4.3.3 Frequency Tuning
Start-up analysis is important to ensure that the oscillator operates over the de-
sired tuning range and different process corners [12]. In the CD Colpitts topology,
the small parasitic capacitor Csb appears in parallel with C2. Thus implementing
C2 as a varactor diode maximizes the available tuning range. Start-up condition
is expressed in (4.4) reveals that the condition of oscillation changes across the
tuning range if C2 is the varactor. Equation (4.4) can be modified by substitute









C ′2 should satisfy the condition:
C ′2 < (
gmQL
ωosc
− C ′1) (4.20)
Process variation effect on this critical condition may be investigated in terms of
worst case scenario. The condition should stay valid for C2,max, gm,min, and C1,max.
The total temperature variation of a parameter P across a temperature range R
can be obtained from its temperature coefficient TCP as follows:
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Figure 4.2: Differential Colpitts Oscillator
∆P = P.R.TCP (4.21)
The relation presented by 4.20 should be held under temperature variation for the
start-up condition to stay valid:
(C ′2 + ∆C
′
2) < (
(gm + ∆gm)(QL + ∆QL)
(ωosc + ∆ωosc)
− (C ′1 + ∆C ′1)) (4.22)
The minimum value of C ′2 (C
′
2,min) corresponds to the maximum possible tuned
frequency (ωosc,max). C
′
2,min is constrained by the implemented Cvar versus Vtune










corresponds to the minimum tuned frequency (ωosc,min). It is constrained by the





2,max should satisfy (4.20) and (4.22) for the start-up condition.
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4.4 Design and Simulation
In order to verify the derived design equations, 24.2GHz single-ended and 23.2GHz
fully differential CD Colpitts oscillators are designed using TSMC 65nm RFIC
models. The single-ended Colpitts is based on Fig. 4.1(a), while the fully differ-
ential is shown in Fig. 4.2 with a tuning voltage Vtune.




L (Spiral) 1 turn 256µ/240u
C1,2 (MOM) W/finger= 100nm array=32X32
Multlply= 10
Cv (MOS W/finger= 1.6 µm L/fin-
ger=400nm
varacror) finger/group=4, group=3 Multi-
ply= 17
The analysis presented in section II can be applied to the differential Colpitts as
half circuit representation [12]. The capacitors C1,2 are Metal-Oxide-Metal (MOM)
capacitors. MOS varactor Cvar replaces C2 in Fig. 4.4. The inductor L is a single
turn spiral inductor. Table 1 shows the values of designed parameters.
Capacitors C1,2 and the L used in the PDK tool have positive TC. Fig. 4.3(a)
shows the frequency versus temperature for the single-ended Colpitts oscillator.
The curve has negative temperature dependency, as expected based on (4.14). C2
is swept from 0.5C1 to C1 changing the frequency up to 26.69GHz as in Fig. 4.3(b).
Fig. 4.3(c) shows the frequency versus temperature for the differential Colpitts
oscillator. The graph shows positive temperature dependency. It is due to the
negative temperature dependency of a voltage dependent parameter that builds
the varactor model. Fig. 4.3(d) shows the frequency versus Vtune. The effective
Vtune is above 1V , limited by the circuit biasing and the type of the varactor that




Figure 4.3: Simulation Results. (a) Frequency vs. Temperature for Single-
ended Colpitts. (b) Frequency vs. C2 for Single-ended Colpitts. (c) Frequency
vs. Temperature for Differential Colpitts. (d) Frequency vs. Vtune for Differen-
tial Colpitts.
the frequency drift of 23.1−23.6GHz due to temperature change within 0−80◦C.
It is interesting to note that the frequency temperature dependency for the two
types of oscillators is opposite, due to different capacitor type.
4.5 Conclusion
The presented analysis contributes directly to the Coplitts oscillator design method-
ology. The shift of the nominal frequency due to process and temperature vari-
ations is usually compensated separately. The derived equations (4.11), (4.14),
(4.15), (4.16), (4.18), (4.20), and (4.22) serve as design criterion. The presented
analysis allows the designer to pinpoint the effect of the process and temperature
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deviation prior to design for compensation. Throughout the analysis, C ′1 and C
′
2
are treated separately to allow studying the behavior of the tuning capacitor re-
gardless of the implementation type. The chosen tuning range has to be larger
than the frequency shift of the uncompensated oscillator within the target tem-
perature range. The value of the tuning capacitor is constrained by the required
tuning range, amplitude of oscillation in addition to the start-up requirements.
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Chapter 5
A Varactor-less DCO with 7 GHz
Tuning Range for 77 GHz
Automotive Radars
5.1 Introduction
Automotive radar sensors are mounted around vehicles to enable a 360◦ safety
zone. While millimeter-wave (mm-wave), infrared, laser, and ultrasonic sensors
have been proposed, the mm-wave automotive sensor offers superior robustness
against extreme weather environments such as temperature, snow, fog, and rain
[1].
The automotive Short Range Radar (SRR) detects objects in the distance range
of 0.15-30 m, enabling pre-crash sensing, blind-spot detection, and collision avoid-
ance. On the other hand, the automotive Long Range Radar (LRR) is primarily
used for Automatic Cruise Control (ACC), which senses long distance range of
10-250 m.
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The Frequency Modulated Continuous Wave (FMCW) method is usually utilized
in automotive radar transceivers, which calls for a linear frequency sweep to mea-
sure the range and velocity of objects [2]. The accuracy of the measurement in
FMCW radar depends on the linearity of the frequency sweep generated by the
frequency synthesizer, which in turn requires linearizing the DCO frequency re-
sponse. Non-linearity in the sweeping range widens and shifts the peaks along the
frequency axis, which increases the estimation variance and introduces a system-
atic bias in distance estimation [2].
5.1.1 Motivation
CMOS is an appealing technology due to its low cost and potential for System-on-
Chip (SoC) integration [3]. CMOS automotive transceivers for automotive radar
have been reported in [1], [4]. The typical distance resolution for commercial SRR
and the LRR are 10 cm and 50 cm respectively [2]. The mm-wave automotive
radar operating bands are located near 24 GHz or 77 GHz. The wavelength of
the 77 GHz W-band is smaller than that of the 24 GHz K-band automotive radar.
The significant reduction in the wavelength leads to a more compact size allowing
for further integration [4].
The All-Digital-Phase-Locked-Loop (ADPLL) is an attractive system architecture
for realizing a frequency synthesizer in the W-band. The digital implementation for
the loop-filter allows full integration to provide scalability with the technology and
total loop parameter reconfigurability such as loop bandwidth and phase margin
[5]. The DCO is the heart of ADPLL and its application in FMCW radar mandates
low Phase-Noise (PN) and wide Tuning Range (TR) [6].
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5.1.2 Our Contribution
In [7], we report a 77 GHz DCO with 5 GHz linear TR, which alleviates the
need for an ideal switch. This chapter expands and optimizes the work in [7] to
present more detailed design considerations and rigorous analysis for the proposed
ML-DCO.
The contributions of this chapter are as follows.
1. We design a varactor-less DCO with TR as wide as 7 GHz to allow for
Process, Voltage, and Temperature (PVT) calibration while still covering
the bands of the 77 GHz automotive SRR and LRR.
2. We demonstrate the operation of the varactor-less new frequency step gen-
erating mechanism, which can potentially open a new era for the design of
a linear wide TR mm-wave DCO.
3. We analyze the amplitude stability across the TR, which is enforced by the
new tuning mechanism without the need for extra circuitry to automatically
stabilize the amplitude. Moreover, amplitude stability is not in trade-off
with the wide TR.
4. We evaluate the innovative linear coarse, intermediate and fine-tuning steps
and the DCO performance with post-layout simulations.
The rest of this chapter is organized as follows. Section 5.2 details the design
challenges. Section 5.3 presents related work in overcoming the trade-off in the
design requirements. The Colpitts oscillator and the negative resistance models
are presented in Section 5.4. Section 5.5 discusses design constraints, drawing
attention to the tuning constraints and analyzing the amplitude stability. The
mechanism of the new frequency step generator is presented in Section 5.6. Section
5.7 describes the circuit design. The corners, Monte Carlo, post-layout simulations,
and fabrication measurements for the first prototype are reported in section 5.8.
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5.2 Design Challenges
Low PN oscillators call for Colpitts or LC-tank based topologies. The start-up
condition for the conventional LC-tank topology is more relaxed than the Colpitts.
However, the LC-tank topology suffers from narrow TR, low output power, and
higher PN [8–10]. Moreover, the TR of the LC-tank operating beyond 20 GHz
is inadequate since the binary-weighted band-switching technique is no longer
applicable [11].
Range resolution (∆R) is a crucial requirement of the FMCW radar, which de-
pends on the transmitter bandwidth and consequently on the TR of the local
oscillator. The bandwidth (B) and ∆R are related by ∆R = c/2B, where c is
the speed of light. The 77 GHz FMCW automotive radar mandates a DCO with
5 GHz TR to realize ∆R of 3 cm.







where fo is the oscillating frequency, L is the tank inductor, and CL is the effective
capacitor, which appears in parallel with the L.
By taking the derivative δfo
δCL





where the frequency resolution ∆fo ≈ δfo and ∆CL ≈ δCL is the minimum ca-
pacitance step.
Since ∆fo in Eq. (5.2) is proportional to ∆CL, the fine frequency step gets worse
in higher frequencies if the minimum unit capacitor is not decreased by the same
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factor. Therefore, the fine frequency step becomes an issue in the design of W-band
DCO [12].
Another significant issue related to the PN is the quality factor of the LC tank,










where QT , QL, and QCL are the quality factors of the tank, the tank inductor, and
the effective capacitor respectively.
The value of QL tends to increase with frequency, while QCL decreases with fre-
quency [13].
When the radar is operating in the W-band frequency, the effect of QCL dominates
QT . The PN performance is affected by the degradation of the QT and is a major
challenge in designing W-band DCOs [8].
The linearity and the quality factor of the NMOS transistor in N-well Accumula-
tion MOS (AMOS) varactors are better than the transistor or the diode varactors
[13]. However, AMOS is sensitive to PVT variations. Here, the AMOS is avoided
in the design of mm-wave DCOs due to the significant drop in its quality-factor
at mm-wave frequencies which severely degrade the PN performance [14]. More-
over, DCOs tuned with switched AMOS suffer from poor frequency resolution.
As an example, if L and CL of a 77 GHz LC-tank DCO are 80 pH and 53 fF
respectively, then a fine-tuning step of 1 MHz requires a minimum varactor size
∆CL=1.4 aF that may not be justified in the CMOS process.
A unit capacitor cell consisting of an NMOS switch connecting two series MoMs or
Metal-Insulation-Metal (MiM) capacitors are often used to provide the large tuning
step for the DCOs [1, 15]. While this configuration could be utilized to facilitate
wide tuning requirements, it is restricted for the coarse tuning. The precision and
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matching of the minimum switched MoM capacitor for the fine tuning is affected
by the series parasitic capacitance of the NMOS switch and the interconnections
being higher than minimum MoM capacitance [6].
5.3 Related Work
In order to overcome the design challenges in Section 5.2, the effect of the switch
and varactor loading were addressed in [11] by proposing a nonuniform standing-
wave oscillator topology with switched transmission lines. The reported TR and
centre frequency are 20% and 40 GHz respectively. However, the wide TR is non-
linear and is segmented into several smaller linear tuning regions. Moreover, the
distributed VCO structure is at the expense of area and power consumption.
[6] propose a varactor-less CMOS 60 GHz DCO with 6 GHz TR. The magnetic
field of the resonator is disturbed by digitally varying the position of the metal
strips (acting as switched capacitors) distributed beneath the resonator. The re-
ported PN is limited to −94 dBc/Hz. The disturbed field can deteriorate the
quality-factor of the inductor and increase the design complexity. One of the con-
ventional techniques used to reduce the substrate loss and to improve the inductor
quality factor is to place a patterned ground shield below the inductor [8], [16].
Transformer coupling was also proposed by [6] for the fine-tuning. However, a
small coupling factor is needed to scale down the switched capacitor turning it to
be sensitive to process variations.
While MOS switches are not used in [12], a 60 Hz CMOS DCO with 14% TR
is designed based on C-2C switched capacitor ladder technique. However, non-





Figure 5.1: (a) Differential Colpitts schematic. (b) Small-signal impedance
model looking into the gate of M1. (c) Colpitts small signal negative resistance
based model.
The variation of the amplitude of oscillation (Vosc) is another issue to be avoided
in wide TR DCOs. Stabilizing Vosc at the steady-state oscillation suppresses the
amplitude-to-phase conversion [17]. However, Vosc variation changes the phase of
oscillation that appears in the impulse response of the DCO [18]. Moreover, the
decrease in Vosc leads to an increase in the PN [19].
The amplitude of an mm-wave VCO is stabilized in [20] by employing vackar
topology. However, the amplitude stability is in trade-off with the TR limitation
and the TR is limited to just 1.7%. The work in [21] reports a 4.56% amplitude
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variation for 24 GHz SRR that is not in trade-off with wide TR requirement of
29%. The Colpitts-Clapp topology is implemented and an automatic amplitude
stabilization circuitry is added to adjust the biasing current based on the coarse
tuning bits.
5.4 Colpitts Negative Resistance Model
Fig. 5.1(a) shows a common-drain differential Colpitts oscillator, where the ca-
pacitor C2 is the tuning capacitor of the Colpitts oscillator. The impedance (Zin),
looking into the gate of M1 is derived using the half circuit model shown in Fig.















where C ′1 is the combination of the feedback capacitor between the gate and the
source of the switching device M1 and the parallel parasitic capacitors of M1
(C ′1 = C1 + Cgs1 + Cgd1), C
′
2 represents the tuning capacitor of the Colpitts and
the associated parallel parasitic capacitors (C ′2 = C2 + Csb1), and gm1 is the small
signal transconductance of M1.












The small-signal negative resistance model is shown in Fig. 5.1(c). The lossy
inductor L in series with the parasitic resistance RL is connected to Zin.
If | Rneg1 |> RL, instability is enforced and oscillation starts, where Vosc grows-up
till it is stopped by non-linearity of the circuit.
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At the frequency of oscillation, the inductor L resonates with C ′1 in series with C
′
2















In this section, we illustrate the design considerations for tuning at the W-band
operation frequency. We explain the MOS Transmission Gate (TG) switch Model
and analyze the oscillation amplitude to establish independence from the tuning
capacitors and remain stable across the wide TR.
5.5.1 Tuning Constraints
While the Colpitts oscillator in Fig. 5.1(a) is tuned by C2, the ML-DCO [7] utilizes
the capacitors C1 and C2 together to perform the tuning functionality by setting
C1 = C2 = C. At the resonance frequency, Ceqv (C
′
1 in series with C
′
2) is converted
to an equivalent parallel capacitor (CL) as follows:
CL = CeqvQCeqv/(1 +Q
2
Ceqv) (5.7)





The frequency of oscillation is similar to the LC-tank as given in Eq. (5.1), and
shows a non-linear relation between fo and CL, assuming that L is kept constant.
The plot in Fig. 5.2 (a) shows fo vs. CL where L is fixed at 60 pH. The non-linear




Figure 5.2: (a) Frequency versus CL for LC-tank and ML-DCO. (b) Piecewise
linear regions.
Fig. 5.2 (b) shows two linear segments in the range of 72−78GHz and 80−88GHz
that can cover 16 GHz TR. The piecewise linear function for the two segments
can be defined by:
f =
 124− 0.7CL : 54 ≤ CL ≤ 66112− 0.5CL : 69 ≤ CL ≤ 81
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The units for f and CL are GHz and fF respectively. The higher the frequency,
the sharper is the slope which calls for smaller coarse step.
As an example, working in the linear segment f = 112− 0.5 CL, a coarse step of
0.2 GHz requires 0.4 fF change in CL which is translated to a change of 0.8 fF
in C. The minimum MoM/MIM provided by the foundry is typically limited to
a few fF . As an example, the minimum MoM size in the 65 nm TSMC process
is 2.16 fF and this capacitive change in C corresponds to 1.08 fF change in CL
that results in 0.5 GHz coarse step for the same line segment.
Tuning capacitors are partitioned into an overlapped Coarse Bank (CB), an In-
termediate Bank (IB), and a Fine Bank (FB) to maximize linearity in the step
size of the tuning characteristics. A large coarse step relaxes the number of coarse
tuning bits, but also leads to additional intermediate and fine-tuning bits.
The resolution (∆fo) defines the fine step. Based on Eq. (5.2), for ∆fo = 1 MHz
and with fo = 78 GHz and CL = 69 fF , ∆CL = 1.8 aF and hence ∆C as
low as 3.6 aF should be realized. Thus the realization of the three tuning banks
capacitors are the major constraints in the design of a W-band DCO.
5.5.2 Transmission Gate Switch Design Considerations
The parasitic capacitors associated with the PMOS and NMOS devices (Mp and
Mn) of the MOS TG switch are shown in Fig. 5.3(a).
During the OFF TG state, Mn and Mp are turned OFF. The TG off-resistance
(Roff ) is high and is equal to the parallel combination of the substrate resistance
Rsub and the n-well resistance (Rnw). The parasitic capacitors at the terminals
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(a) (b)
Figure 5.3: Transmission Gate equivalent circuits (a) Parasitic capacitors
contribution in the TG. (b) Equivalent ON/OFF TG models.
A,B are given by
CAoff = Cgsp + Cgdn + Csbp + Cdbn (5.8)
CBoff = Cgdp + Cgsn + Csbn + Cdbp (5.9)
Advanced CMOS technology offers placing the switch inside an isolated deep n-
well to add a large resistance of few KΩ in series with the substrate resistance to
improve isolation.
At the ON state, at least one of the MOS switches is turned ON. Since Mn||Mp,
the TG on-resistance (Ron) can be expressed as
(Ronp||Ronn) ≤ Ron ≤ (RonnorRonp) (5.10)
where Ronn and Ronp are the on-resistance for Mn and Mp respectively.
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(a) (b)
Figure 5.4: Steps to derive the ML-DCO large signal model. (a) Circuit to
obtain the ML-DCO large signal model. (b) ML-DCO large signal model.
The Nanoscale CMOS technology provides improved symmetric switch topolo-
gies that make use of the improved p-MOSFETs. Equal NMOS and the PMOS
sizes present the same parasitic capacitors and thus Cp can be defined to be the
equivalent parasitic capacitor that appears at the terminal A and B.
Cp = Cgs + Cgd + Csb + Cdb (5.11)
The TG ON/OFF model is shown in Fig. 5.3(b).
5.5.3 Oscillation Amplitude: Impact and Stability Analy-
sis
If the start-up condition is satisfied, such that | Rneg1 |> RL, then oscillation
continues steadily until non-linearity forces the signal to stop growing. The steady-
state oscillation amplitude is an important characteristic and can have a significant
impact on other neighboring system blocks.
The describing function model in [22] approximates the large signal transconduc-










where I1,peak is the peak of the pulse current in M1,2, Ibias is the biasing current,
Vosc is the amplitude of oscillation, VC1 is the amplitude of the gate-source voltage,
and n = C2/(C1 + C2). The function model approximates I1,peak ≈ 2Ibias.
The Large signal representation, based on the NMOS T model and shown in Fig.
5.4 (a) is employed to calculate the oscillation amplitude. The tapped capacitors
C ′1 and C
′
2 with 1/Gm1 are transformed to a capacitor Ceqv ( C
′
1 in series with C
′
2)
in parallel with a resistor 1/Gm1n
2 [23].
At the resonanet frequency, the equivalent parallel resistance of the inductor L
can be derived from the series losses equivalent resistor RL by:








, and ωo = 2πfo, RL,P can be approximated by:
RL,P ∼= RLQ2L = QLωoL (5.14)
The inductor losses characterized by RL eventually become a function of the os-
cillating frequency due to the induced losses from the substrate eddy current and
the skin effect.




At ωo, the amplitude Vosc is given by:
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Substitution of Eq. (5.12) in (5.16) and rearranging the terms result in:
Vosc = 2IbiasRL,P (1− n) = IbiasRL,P (5.17)
where n=1/2 in the ML-DCO. Finally substitution of RL,p from Eq. (5.14) results
in:
Vosc = IbiasQLωoL (5.18)
To investigate amplitude stability with the TR, ωo is modified by ∆ωo with
∆ωo  ωo. This change results in modification of V ′osc = IbiasQLω′oL, where
V ′osc is associated with the incremental increase of ω
′
o = ωo + ∆ωo enforced by the
incremental change in C ′L = CL + ∆CL.































Since ∆ωo/ωo is much smaller than one, the left side of Eq. (5.20) can be approx-














The last term in Eq. (5.19) is  1 and can be ignored. With the substitute











for ∆CL  CL.
Therefore, the amplitude of oscillation of the ML-DCO can be stable across the
TR being independent on the tuning capacitors.
Stabilizing the amplitude is important for suppressing the amplitude-to-phase con-
version [20]. Amplitude stability needs to be addressed in the design of the fre-
quency synthesizer. The pre-scaler (or divider) is a neighboring system block
whose performance is affected by the DCO amplitude stability. If the DCO is part
of a synthesizer inside the receiver, then the conversion gain of the mixer would
vary if the DCO amplitude changes widely.
5.6 New Frequency Step Generating Mechanism
Fig. 5.5(a) presents the proposed frequency step generating mechanism formed by
two special capacitive structures (Cs) connected in series. Each Cs consists of two
unit capacitors (Cu) and a TG, where Cu is the minimum available MoM capacitor
supplied by the foundry. The TG connects the bottom plates of Cu, while the top
plates are shorted together. In constructing the TG, deep-n-well low Vth, which is
available in the process design kit, and minimum size devices are used for both of
Mn and Mp to keep the minimum size parasitic capacitors.
For the sake of obtaining an intuitive analysis, Ron in the model of Fig. 5.3(b) is
assumed too small to be replaced by a short circuit. For the same reason, it is
assumed that Roff is large enough to disconnect the TG terminals A and B. The
96
resulting frequency step generating units at the ON and OFF states are shown in
Fig. 5.5(b) and(c) respectively.
In 65 nm CMOS technology, the value of the parasitic capacitors Cgs, Csb, and
Cdb for 1µm/65nm NMOS and PMOS devices is 0.7 fT . Cgd is 0.4 fT and Cu is
around 2 fF [8]. Cp per 1µm wide device in Eq. (5.11) comes to be 2.5 fF , which
is translated to 0.5 fF by scaling the width down to 200 nm. The equivalent
ON and OFF capacitor of the frequency step generator in Fig. 5.5 (b), (c) are
2.22 fF and 1.58 fF respectively. The resulting ∆C = 0.64 fF is translated to
∆f = 0.4 GHz in Eq. (5.2) for fo = 82 GHz and CL = 63 fF . The frequency
step is generated utilizing the minimum size MoM and low Vth devices that can
be supplied by the foundry.
5.7 Circuit Design of the Proposed 77 GHz DCO
The W-band ML-DCO is designed based on the proposed topology in Fig. 5.1.
Fig. 5.6 shows the schematic of the W-band ML-DCO. The switching NMOS
RF devices (M1,M2) of 60 nm length and 20 um width provide sufficient gain to
sustain the oscillation. The transistors M1 and M2 are biased at the minimum
noise figure current density of 0.15 mA/µm to obtain low PN.
A single turn central tap tank inductor (L1) with 120 pH is selected and imple-
mented in Metal layer 9 of the 65 nm CMOS technology. It achieves QL of 49 at
82 GHz. The current source tail is replaced with a resistor (R2), a capacitor (Ct),
and an inductor (L2) to filter out the noise introduced by the bias circuitry [8].
The output is taken from the drain such that an output buffer is not needed and
the output power is increased with the drain inductor (L3) without reducing the




Figure 5.5: (a) Frequency step generating mechanism. (b) The frequency step
generator at the ON state. (c) The frequency step generator at the OFF state.
The ML-DCO offers three-stage tuning; the coarse, intermediate, and fine-tuning
networks, which bridge the gap between the coarse and the fine frequency step
size. Thermometer encoding is employed to ensure monotonicity, which controls
the new tuning mechanism.
The three tuning networks providing the coarse, intermediate, and fine-tuning
steps are configured as shown in Fig. 5.7. Intermediate and fine-tuning steps are
accomplished by adding more Cu in series to reduce the total effective capacitance
and hence the step. Placing Cu in series with the TG enhances the intermediate
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Figure 5.6: Schematic of the proposed 77 GHz ML-DCO.
Figure 5.7: Tuning network banks.
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and the fine steps to maintain the consistent effect. If all the leftmost TG in the
network is OFF while the rest are ON, then the frequency is stepped up by flipping
next TG to the OFF state.
The thermometer indices are (ic1-icN), (ii1-iiM), and (if1-ifK) for the coarse, inter-
mediate, and fine network respectively. The unit MoM capacitor (Cu) is 2.16 fF .
The number of the series Cu to realize the intermediate and fine steps are E and
L respectively. In this design, N = M = K = 31 for 5 binary bits controlling each
network, while E = 3 and L = 7.
All the TGs incorporate symmetrical low threshold NMOS and PMOS devices.
If the gate capacitors are equal, opposite charge packets injected by the NMOS
and PMOS transistors of the TG cancel each other that results in minimal charge
injection effect [25].
The width/length of the PMOS and NMOS transistors of all the TGs are identical
in each tuning bank. The sizes of the transistors for the coarse (TGc), the interme-
diate (TGi), and the fine (TGf ) TGs are (200 nm/120 nm), (200 nm/60 nm), and
(200 nm/60 nm) respectively. The length of TGc is twice that of TGi and TGf to
increase the coarse step enforced by increasing the effective parasitic capacitors.
The layout of the proposed ML-DCO is accomplished in 65 nm bulk CMOS pro-
cess. The chip layout is shown in Fig. 5.8. The total chip area is 1 mm2, which is
pad limited. The ML-DCO core fits in a rectangular of 1.3 mm × 0.5 mm. The
power dissipation is 14 mW from a 1.2 V supply.
5.8 Simulation And Fabrication Measurement Re-
sults
Post-layout simulation is conducted to plot the coarse, intermediate, and fine
tuning shown in Fig. 5.9, Fig.5.10, and Fig. 5.11 respectively. The coarse tuning
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Figure 5.8: Chip layout of the proposed 77 GHz DCO
Thermometer code index for coarse tuning 


















83 Temp = -25°C.
Temp =  25°C.
Temp =  75°C.
Figure 5.9: Coarse tuning for the ML-DCO.
is plotted in Fig. 5.9 in three different temperatures. At 25◦C, the TR extends
from 75.5 GHz to 82.5 GHz, and the ML-DCO realizes linear coarse tuning step
at 220 MHz with less than 12% variation. The average linear coarse steps are
240 MHz and 211 MHz at −25◦C and 75◦C respectively.
The linear intermediate tuning at each coarse thermometer code index (C01−C29)
is plotted in Fig. 5.10 to provide 10 MHz intermediate step. More than 9%
overlap between the adjacent intermediate tuning curves guarantees continuous
tuning across the entire range.
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Fig. 5.11 plots the fine-tuning step against the thermometer index while the ML-
DCO is oscillating at three different frequencies, being 76 GHz, 77 GHz, and
81 GHz. The average fine steps are 385 KHz, 346 KHz, and 408 KHz when
oscillating at 76 GHz, 77 GHz, and 81 GHz respectively. Thus a TR as wide as
7 GHz and a frequency resolution of 346 KHz are achieved simultaneously using
the new mechanism.
Monte Carlo statistical analysis is performed in TSMC 65 nm to check the effect
of the inter-die and the intra-die variations on the frequency and the amplitude of
oscillation. A proper Monte Carlo configuration is set up by varying the process
and mismatch of the NMOS and PMOS transistors in order to evaluate the effect
of the inter-die and the intra-die variations on the oscillating frequency and the
amplitude of oscillation. Simulations are performed under the minimum, middle
and maximum index coarse tuning code of the oscillating frequency, with 1100 runs
per simulation. The simulation results corresponding to these cases are presented
in Fig. 5.12(a), (b), and (c) respectively. The mean (mu) oscillating frequencies
for the minimum, middle and maximum indices are 75.508, 79.005, 82.506 GHz
and the standard deviations (sd) are 14, 13, 13.2 MHz respectively. The process
and mismatch statistical coefficient variation for all cases is less than 0.02%. The
robustness is due to the uniqueness of the topology, which depends on varying C1
and C2 (Fig. 5.1) simultaneously throughout the tuning process that makes the
frequency depends on ratio of capacitors and consequently less sensitive to process
variations.
Monte Carlo simulation is also performed to check the process and mismatch
fluctuation effect on the amplitude while the design is oscillating at 77 GHz. The
results of the 1100 runs are depicted in Fig. 5.12(d). The values of mu and sd
are 941 mV and 22 mV respectively. The amplitude varies by just 2.34% with
process and mismatch for 1100 runs. All Monte Carlo simulations and subsequent
analyses show Gaussian distributions, highlighting the robustness of the design.
The results show that the proposed design is very promising.
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Process corner analysis is performed to simulate the frequency, the current con-
sumption, and the Vosc. The analysis is repeated for seven different coarse indexes
(C01, C05, C11, C16, C21, C26, C30). The corners are the typical process at
25◦C (Typ.), fast-best corner at −25◦C (F.B.), and slow-worst corner at 75◦C
(S.W.). The results are shown in Fig. 5.13. The frequency tuning across the
entire range at the three process corners is presented in Fig. 5.13(a) and tabu-
lated in Table 5.1. The TR is the same for all frequency corners and linearity is
maintained. The highest current consumption of 16 mA appears in the F.B at
C26 coarse index shown in Fig. 5.13(b). The maximum amplitude variation with
process corners across the TR in Fig. 5.13(c) occurs at the S.W corner, and Vosc
varies by 25% between 0.6 V and 0.75 V . At the Typ. corner, Vosc varies by 9%
across the TR between 0.84 V and 0.94 V . The results of the process corner effect
on PN are shown in Table 5.2. The analysis is conducted at 75.5 GHz, 79 GHz,
and 82.5 GHz. The results show that the PN at 1 MHz offset frequency is better
than −95 dBc/Hz among all cases.
Post-layout simulation for the PN at −25◦C, 25◦C, and 75◦C are presented in
Fig. 5.14 corresponding to an oscillation frequency of 77 GHz. The PN at
1 MHz offset at −25◦C, 25◦C, and 75◦C is −98.73 dBc/Hz, −98.53 dBc/Hz,
and −97.12 dBc/Hz respectively.
The first prototype resembles a half circuit of the differential ML-DCO in Fig. 5.6.
It is implemented in TSMC 65 nm 1P9M CMOS process. The die photo is shown
in Fig. 5.15. The prototype draws 6 mA current from 1.2 V supply. The core
occupies an area of 700× 500µm2.
Fabrication measurement is conducted to test the performance of the first proto-
type. Oscillating at 77 GHz, Fig. 5.16 shows the measured PN spectrum. The
PN at 1 MHz offset is −96.32 dBc/Hz. Fig. 5.17 shows 4-bit coarse tuning and
the measured PN ranging from −94 dBc/Hz to −96.55 dBc/Hz at a 1MHz offset
throughout a linear tuning range from 76 GHz to 81 GHz.
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Thermometer code index for intermediate tuning 


































Figure 5.10: ML-DCO intermediate tuning curves for each coarse thermome-
ter index tuning.
Thermometer code index for fine tuning































Figure 5.11: ML-DCO fine-tuning frequency steps in three different oscillating
frequencies.
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To quantify and compare the overall performance with other designs from the
current literature, the Figure of Merit (FoM) and Figure of Merit for Tuning
range (FoMT ) are defined similarly to [12] as follows:
















where PDC is the power dissipation, PN is the phase-noise and ∆f is the offset
from the center frequency (fcenter) of 77 GHz and 1.2 V supply is used.
Table 5.3 shows the comparison results with state-of-the-art mm-wave VCOs and
DCOs. Except for 10 MHz in [26], the ∆f for all the references is 1 MHz. The
prototype has −185 FoM and −181 FoMT . The proposed ML-DCO has the
highest FoM and FoMT of −185 and −184 respectively.
Operating in W-band frequency, the new tuning technique alleviates the varactors
while effectively stretches the TR in uniform linear steps across a 7 GHz TR.
Table 5.1: Frequency Over Process Corners And Temperature Variations
Corner C01 C06 C11 C16 C21 C26 C30
Temp. (GHz) (GHz) (GHz) (GHz) (GHz) (GHz) (GHz)
S.W. 72.59 73.71 74.87 76.09 77.17 78.28 79.2
75◦C
Typ. 75.66 76.84 78.05 79.33 80.47 81.65 82.61
25◦C
F.B. 79.19 80.44 81.76 83.16 84.37 85.64 86.65
−25◦C
Table 5.2: Phase Noise Over Process Corners
Corner PN (dBc/Hz) PN (dBc/Hz) PN (dBc/Hz)
of 76 GHz of 77 GHz of 82 GHz
Temp. @ 1MHz offset @ 1MHz offset @ 1MHz offset
S.W. -97 -96 -95
75◦C
Typ. -98.5 -98 -96.5
25◦C





Figure 5.12: Monte Carlo simulation results. (a) minimum tuning frequency
variation. (b) middle tuning frequency variation. (c) maximum tuning fre-
quency variation. (d) Amplitude variation.
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Thermometer code index for coarse tuning 





















Thermometer code index for coarse tuning 




















Thermometer code index for coarse tuning 





















Figure 5.13: Corners simulation results at (Typ. 25◦C), (F.B. −25◦C), and
(S.W. 75◦C ), repeated in (a)-(c) for seven coarse tuning codes (C01, C05, C11,
C16, C21, C26, C30). (a) The frequency. (b) The current consumption. (c)
The amplitude of oscillation.
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Relative Frequency (Hz)





















PN @(1MHz, 25°C) =-98.53 dBc/Hz
PN @(1MHz, 75°C) =-97.12 dBc/Hz
Figure 5.14: Phase-noise of the ML-DCO
Figure 5.15: Chip photograph for the prototype.
Frequency offset (Hz)























Figure 5.16: Measured phase-noise spectrum at 77 GHz for the ML-DCO
prototype.
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Coarse tun thermometer code index














































Figure 5.17: Measured results for oscillation frequencies and phase-noises at
1 MHz offset with respect to the frequency of the ML-DCO prototype across
the tuning range.
Table 5.3: Performance Summary And Comparison
[Ref]Type Fo TR PN PDC FoM FoMT CMOS
(GHz) (%) ( dBc
Hz










[27]VCO 26 25 -104 9.96 -182 -190 130
[6]DCO 60 10 -93 12 -178 -178 90
[26]DCO 25 16 -117 23 -171 -175 40
[1]VCO 38.5 11 -87 11.7 -168 -169 65
Prototype 77 6.5 -
96.3





14 -185 -184 65
5.9 Conclusions
Simultaneous wide tuning-range and small tuning steps are achieved for a 77 GHz
DCO. MoM capacitors are employed for the coarse, intermediate as well as the
fine-tuning banks. Thus low quality-factor MOS varactors are avoided. High lin-
earity overlapped tuning banks are obtained to be perfect for FMCW ADPLL
applications. A New coarse, intermediate, and fine-tuning techniques and config-
urations have been demonstrated in 77 GHz ML-DCO in 65 nm CMOS. Oscil-
lating at 77 GHz, the ML-DCO achieves a total TR of 7 GHz while the average
fine frequency resolution is 346 KHz, corresponding to a capacitance change of
∆CL=1.6 aF . The phase-noise is better than −98.53 at 1 MHz offset. The tuning
bits of the three banks can be readjusted to obtain a better fine resolution while
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still maintaining the overlap of the three tuning banks and the TR. Moreover,
since the three tuning banks are linear, a simple binary-to-thermometer decoder
is sufficient for tuning word generation in an ADPLL. The distributed switchable
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6.1 Summary of Conclusions
This dissertation is mainly focused on design and CMOS realization of mm-wave
DCO that addresses the FMCW automotive radar requirements and to reduce the
complexity of the calibration that is required to compensate the non-linearity in
the DCO tuning characteristics.
- Chapter 2 presents a design of a CMOS 24GHz Clapp-Colpitts Digitally Con-
trolled Oscillator (CC-DCO) with 22GHz − 29GHz tuning range for automotive
Short Range Radar (SRR) aplication. The major challenge is to design a wide tun-
ing range DCO. Proper oscillator topology is chosen, specific tuning mechanism is
implemented. The CC-DCO is implemented in 65nm CMOS process. A wide tun-
ing range of 29% and a fine tuning step of 1.6MHz are achieved simultaneously.
The CC-DCO consumes 10mA from a 1V supply.
- Chapter 3 optimizes the CC-DCO topology by introducing a boosting mecha-
nism, which is based on an in-depth mathematical analysis of the start-up condi-
tion and amplitude of oscillation. The improved performance is achieved through
negative resistance boosting mechanism, which enhances the start-up time and
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increases amplitude stabilization across the wide Tuning Range (TR). Moreover,
it improves the Phase Noise (PN) performance while suppresses the amplitude-to-
phase conversion. The proposed 24 GHz CMOS Enhanced Colpitts Clapp-DCO
(ECC-DCO) is implemented in 65 nm TSMC CMOS process. It can effectively
reduce the start-up time by 41%. Also, it boosts and stabilizes the amplitude
across a TR of 29%. The amplitude varies by 1.5% across the 22 − 29 GHz TR.
The ECC-DCO consumes 12.8 mW .
- Chapter 4 presents a study and the analysis of process and temperature sensitiv-
ity in CMOS Colpitts-based oscillator. By defining the process and temperature
sensitivity parameters early in the design process, unnecessary design iteration is
prevented and time-to-market is reduced.
- Chapter 5 presents the analysis, design, and CMOS implementation of a 75.5−
82.5 GHz Monotonically Linear Digitally Controlled Oscillator (ML-DCO), which
fulfills the requirements of the 77 GHz automotive radar. Non-linear large varac-
tors are avoided. New tuning mechanism is developed by arranging the available
minimum Metal-Oxide-Metal (MoM) capacitor in a unique configuration. Linear
coarse, intermediate, and fine-tuning ranges are achieved to impact the genera-
tion of linear frequency modulation for millimeter-wave automotive radars and to
reduce the complexity of the calibration that is required to compensate the non-
linearity in the DCO tuning characteristics. The new arrangement results in a
minimal amplitude variation while the ML-DCO is tuned. The coarse, interme-
diate, and fine-tuning steps are 0.22 GHz, 10 MHz, and 346 KHz respectively.
The power consumption is 14 mW from a 1.2 V supply. The achieved phase-noise
is −98.53 dBc/Hz at a 1MHz offset when oscillating at 77 GHz.
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6.2 Suggested Future Work
This work opens the door for future CMOS implementation of ADPLL that can
take advantage of the high linearity characteristics of the ML-DCO.
ADPLL is an attractive solution for radar sensors. Accurate FMCW chirp sig-
nal generator using two-point modulation ADPLL architecture is able to produce
wide-band, precise, and linear frequency sweep in mm-wave. The dynamics of the
frequency modulation mandates a DCO with high linear tuning characteristics.
The ML-DCO can be perfectly adopted to provide this requirement.
Calibration complexity will be reduced significantly. The new tuning mechanism
could also employed to the conventional LC-tank DCO, which is another widelly
used topology and comparison between the performance could be confirmed. The
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